{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,12,30]],"date-time":"2022-12-30T19:10:56Z","timestamp":1672427456931},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2012,12,1]],"date-time":"2012-12-01T00:00:00Z","timestamp":1354320000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/tcad.2012.2208644","type":"journal-article","created":{"date-parts":[[2012,11,21]],"date-time":"2012-11-21T20:20:08Z","timestamp":1353529208000},"page":"1930-1934","source":"Crossref","is-referenced-by-count":3,"title":["Layout-Aware Multiple Scan Tree Synthesis for 3-D SoCs"],"prefix":"10.1109","volume":"31","author":[{"given":"Katherine Shu-Min","family":"Li","sequence":"first","affiliation":[]},{"given":"Yi-Yu","family":"Liao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"19","article-title":"Test application time reduction with a dynamically reconfigurable scan tree architecture","author":"girard","year":"2005","journal-title":"Proc IEEE Workshop Des Diagn Electron Circuits Syst"},{"key":"ref3","first-page":"744","article-title":"A cost-effective scan architecture for scan testing with nonscan test power and test application cost","author":"xiang","year":"2003","journal-title":"Proc Des Automat Conf"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2042896"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2007.37"},{"key":"ref11","author":"karypic","year":"1998","journal-title":"hMetis A Hypergraph Partitioning Package"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.895840"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144279"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.38"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.1002"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2003.1250798"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2018775"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1543438.1543442"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6349425\/06349432.pdf?arnumber=6349432","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:50:59Z","timestamp":1633909859000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6349432\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":12,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2012.2208644","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,12]]}}}