{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T11:13:00Z","timestamp":1780053180891,"version":"3.54.0"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2012,12,1]],"date-time":"2012-12-01T00:00:00Z","timestamp":1354320000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/tcad.2012.2209883","type":"journal-article","created":{"date-parts":[[2012,11,21]],"date-time":"2012-11-21T20:20:08Z","timestamp":1353529208000},"page":"1845-1856","source":"Crossref","is-referenced-by-count":13,"title":["On Using On-Chip Clock Tuning Elements to Address Delay Degradation Due to Circuit Aging"],"prefix":"10.1109","volume":"31","author":[{"given":"Zahra","family":"Lak","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nicola","family":"Nicolici","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"390","DOI":"10.1145\/1278480.1278581","article-title":"silicon speedpath measurement and feedback into eda flows","author":"killpack","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703294"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2011.14"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105365"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2009.5195975"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859894"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090674"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IMS3TW.2010.5503006"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244119"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.43"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"364","DOI":"10.1145\/1278480.1278573","article-title":"The Impact of NBTI on the Performance of Combinational and Sequential Circuits","author":"wenping wang","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref4","first-page":"1","article-title":"On the efficiency of NBTI mitigation techniques","author":"chan","year":"2011","journal-title":"Proc IEEE\/ACM Des Autom Test Eur"},{"key":"ref27","first-page":"735","article-title":"An efficient method to identify critical gates under circuit aging","author":"wang","year":"2007","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Des"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref6","first-page":"1","article-title":"Clock distribution on a dual-core, multi-threaded Itanium family processor","author":"doyle","year":"2005","journal-title":"Proc IEEE Int Conf Integr Circuit Technol"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457058"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.812371"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.22"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966662"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700619"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.23"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355650"},{"key":"ref21","first-page":"181","article-title":"An efficient clustering algorithm for low power clock tree synthesis","author":"shelar","year":"2007","journal-title":"Proc Int Symp Phys Des"},{"key":"ref24","first-page":"611","article-title":"A yield improvement methodology using pre and post-silicon statistical clock scheduling","author":"tsai","year":"2004","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Des"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/4.881198"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672007"},{"key":"ref25","first-page":"575","article-title":"Statistical timing analysis driven post-silicon-tunable clock-tree synthesis","author":"tsai","year":"2005","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Des"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6349425\/06349436.pdf?arnumber=6349436","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:07Z","timestamp":1633909867000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6349436\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":28,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2012.2209883","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,12]]}}}