{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,15]],"date-time":"2025-12-15T19:30:51Z","timestamp":1765827051624},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2012,12,1]],"date-time":"2012-12-01T00:00:00Z","timestamp":1354320000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/tcad.2012.2209886","type":"journal-article","created":{"date-parts":[[2012,11,21]],"date-time":"2012-11-21T20:20:08Z","timestamp":1353529208000},"page":"1803-1816","source":"Crossref","is-referenced-by-count":24,"title":["Integrated Kernel Partitioning and Scheduling for Coarse-Grained Reconfigurable Arrays"],"prefix":"10.1109","volume":"31","author":[{"given":"Giovanni","family":"Ansaloni","sequence":"first","affiliation":[]},{"given":"Kazuyuki","family":"Tanimura","sequence":"additional","affiliation":[]},{"given":"Laura","family":"Pozzi","sequence":"additional","affiliation":[]},{"given":"Nikil","family":"Dutt","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2044667"},{"key":"ref32","first-page":"207","article-title":"XPP-VC: A C compiler with temporal partitioning for the PACT-XPP architecture","author":"cardoso","year":"2002","journal-title":"Proc Int Conf Field Program Logic and Appl"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1023833.1023844"},{"key":"ref30","first-page":"1064","article-title":"An efficient heuristic procedure for partitioning graphs","volume":"c 27","author":"kernighan","year":"1978","journal-title":"IEEE Trans Comput"},{"key":"ref37","year":"1997","journal-title":"EEMBC"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763323"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TSSC.1968.300136"},{"key":"ref34","author":"shields","year":"2001","journal-title":"Area efficient layouts of binary trees in grids"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"256","DOI":"10.1145\/775832.775897","article-title":"Automatic application-specific instruction-set extensions under microarchitectural constraints","author":"atasu","year":"2003","journal-title":"Proc 40th Des Automat Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855950"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2008.4570782"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090723"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/12.773795"},{"key":"ref15","first-page":"389","article-title":"REMARC: Reconfigurable multimedia array coprocessor","volume":"82","author":"miyamori","year":"1999","journal-title":"IEICE Trans Inform Syst"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2003.1213333"},{"key":"ref17","first-page":"12","article-title":"Resource sharing and pipelining in coarse-grained reconfigurable architecture for domain-specific optimization","author":"kim","year":"2005","journal-title":"Proc Des Automat Test Eur Conf Exhibit"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-71431-6_1"},{"key":"ref19","first-page":"166","article-title":"DRESC: A retargetable compiler for coarse-grained reconfigurable architectures","author":"mei","year":"2002","journal-title":"Proc IEEE Int Conf Field-Programmable Technol"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1998.655887"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915091"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"230","DOI":"10.1007\/978-3-540-45234-8_23","volume":"2778","author":"barat","year":"2003","journal-title":"Field Programmable Logic and Application"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1450095.1450106"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1023\/A:1024499601571"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/288548.289077"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-4417-3_3"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/780732.780758"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253623"},{"key":"ref2","year":"2011","journal-title":"Xilinx"},{"key":"ref9","first-page":"301","article-title":"Maximizing loop parallelism and improving data locality via loop fusion and distribution","volume":"768","author":"kennedy","year":"1994","journal-title":"Proc 6th Int Workshop Languages Compilers Parallel Comput"},{"key":"ref1","year":"2011","journal-title":"Altera"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4484056"},{"key":"ref22","first-page":"363","article-title":"A spatial mapping algorithm for heterogeneous coarse-grained reconfigurable architectures","author":"ahn","year":"2006","journal-title":"Proc Des Automat Test Eur Conf Exhibit"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2007.370371"},{"key":"ref24","first-page":"2","article-title":"Iterative modulo scheduling","volume":"24","author":"rau","year":"1996","journal-title":"Int J Parallel Process"},{"key":"ref23","first-page":"136","article-title":"Modulo graph embedding: Mapping applications onto coarse-grained reconfigurable architectures","author":"park","year":"2006","journal-title":"Proc Int Conf Compilers Architect Syn Embedded Syst"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1629395.1629433"},{"key":"ref25","first-page":"702","article-title":"High-level synthesis challenges and solutions for a dynamically reconfigurable processor","author":"toi","year":"2006","journal-title":"Proc Int Conf Comput -Aided Des"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6349425\/06349426.pdf?arnumber=6349426","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,31]],"date-time":"2022-01-31T20:02:44Z","timestamp":1643659364000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6349426\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":37,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2012.2209886","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,12]]}}}