{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,12,31]],"date-time":"2022-12-31T22:15:05Z","timestamp":1672524905422},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2013,1]]},"DOI":"10.1109\/tcad.2012.2211102","type":"journal-article","created":{"date-parts":[[2012,12,19]],"date-time":"2012-12-19T19:40:57Z","timestamp":1355946057000},"page":"111-123","source":"Crossref","is-referenced-by-count":4,"title":["Statistical Viability Analysis for Detecting False Paths Under Delay Variation"],"prefix":"10.1109","volume":"32","author":[{"given":"Jongyoon","family":"Jung","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Taewhan","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.17"},{"key":"ref11","first-page":"278","article-title":"Bound-based identification of timing-violating paths under variability","author":"xie","year":"2009","journal-title":"Proc Asia South Pacific Design Autom Conf"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687419"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687439"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012689"},{"key":"ref15","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5597-1","author":"krstic","year":"1998","journal-title":"Delay Fault Testing for VLSI Circuits"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380791"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3960-5"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840285"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347933"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"561","DOI":"10.1145\/74382.74476","article-title":"efficient algorithms for computing the longest viable path in a combinational network","author":"mcgeer","year":"1989","journal-title":"26th ACM\/IEEE Design Automation Conference"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"555","DOI":"10.1145\/74382.74475","article-title":"on the general false path problem in timing analysis","author":"du","year":"1989","journal-title":"26th ACM\/IEEE Design Automation Conference"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159781"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159746"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2009143"},{"key":"ref7","first-page":"331","article-title":"First-order incremental block-based statistical timing analysis","author":"visweswariah","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/12.5996"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2043570"},{"key":"ref1","first-page":"44","article-title":"Efficient algorithms for solving the false path problem in timing verification","author":"benkoski","year":"1987","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560214"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/43.986424"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560213"},{"key":"ref24","first-page":"143","article-title":"Probabilistic dual-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$V_{th}$<\/tex><\/formula> leakage optimization under variability","author":"davoodi","year":"2005","journal-title":"Proc Int Symp Low Power Electron Design"},{"key":"ref23","first-page":"773","article-title":"Statistical optimization of leakage power considering process variations using dual-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$V_{th}$<\/tex><\/formula> and sizing","author":"srivastava","year":"2004","journal-title":"Proc ACM\/IEEE Design Autom Conf"},{"key":"ref25","first-page":"502","article-title":"An extensible SAT-solver","author":"en","year":"2003","journal-title":"Proc SAT"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6384922\/06387698.pdf?arnumber=6387698","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:47Z","timestamp":1633909907000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6387698\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,1]]},"references-count":25,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2012.2211102","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,1]]}}}