{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,2]],"date-time":"2025-12-02T22:29:48Z","timestamp":1764714588062},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2013,1]]},"DOI":"10.1109\/tcad.2012.2214479","type":"journal-article","created":{"date-parts":[[2012,12,19]],"date-time":"2012-12-19T19:40:57Z","timestamp":1355946057000},"page":"152-164","source":"Crossref","is-referenced-by-count":8,"title":["Counter-Based Output Selection for Test Response Compaction"],"prefix":"10.1109","volume":"32","author":[{"given":"Wei-Cheng","family":"Lien","sequence":"first","affiliation":[]},{"given":"Kuen-Jong","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Tong-Yu","family":"Hsieh","sequence":"additional","affiliation":[]},{"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[]},{"given":"Yu-Hua","family":"Wu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","year":"0"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.892220"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147015"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012631"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700646"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1033794"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1232257"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386980"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.844111"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387356"},{"key":"ref17","first-page":"1089","article-title":"X-filter: Filtering unknowns from compacted test responses","author":"manish","year":"2005","journal-title":"Proc Int Test Conf"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2159116"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1583993"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1497561.1497570"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/92.678893"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1990.136693"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IMTC.2007.379373"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.802275"},{"key":"ref29","first-page":"1","article-title":"The effects of space compactors on fault diagnosis resolution","author":"huang","year":"2008","journal-title":"Proc North Atlantic Test Workshop"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2006.876523"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.823341"},{"key":"ref7","first-page":"83","article-title":"Testing computer hardware through data compression in space and time","author":"saluja","year":"1983","journal-title":"Proc Int Test Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/12.736427"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271094"},{"key":"ref1","author":"wang","year":"2006","journal-title":"VLSI Test Principles and Architectures Design for Testability"},{"key":"ref20","first-page":"359","article-title":"Progressive random access scan: A simultaneous solution to test power, test data volume and test time","author":"baik","year":"2005","journal-title":"Proc Int Test Conf"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4484016"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.74"},{"key":"ref24","first-page":"934","article-title":"Scalable selector architecture for X-tolerant deterministic BIST","author":"wohl","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270902"},{"key":"ref26","author":"cormen","year":"2001","journal-title":"Introduction to Algorithms"},{"key":"ref25","author":"pilarski","year":"1995","journal-title":"A Probabilistic Analysis of Test-Response Compaction"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6384922\/06387700.pdf?arnumber=6387700","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:35Z","timestamp":1633909895000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6387700\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,1]]},"references-count":32,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2012.2214479","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,1]]}}}