{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,21]],"date-time":"2026-07-21T21:04:40Z","timestamp":1784667880213,"version":"3.55.0"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2013,1]]},"DOI":"10.1109\/tcad.2012.2217962","type":"journal-article","created":{"date-parts":[[2012,12,19]],"date-time":"2012-12-19T19:40:57Z","timestamp":1355946057000},"page":"124-137","source":"Crossref","is-referenced-by-count":746,"title":["Low-Power Digital Signal Processing Using Approximate Adders"],"prefix":"10.1109","volume":"32","author":[{"given":"Vaibhav","family":"Gupta","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Debabrata","family":"Mohapatra","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Anand","family":"Raghunathan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kaushik","family":"Roy","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref32","year":"1992","journal-title":"Information TechnologyDigital Compression and Coding of Continuous-Tone Still ImagesRequirements and Guidelines"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-6199-6"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2009135"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1450095.1450124"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484850"},{"key":"ref12","first-page":"69","article-title":"An enhanced low-power high-speed adder for error-tolerant application","author":"zhu","year":"2009","journal-title":"Proc IEEE Int Symp Integr Circuits"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2011.1157"},{"key":"ref14","first-page":"957","article-title":"Approximate logic synthesis for error tolerant applications","author":"shin","year":"2010","journal-title":"Proc Design Automat Test Eur"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"631302","DOI":"10.1117\/12.680199","article-title":"Estimating adders for a low density parity check decoder","volume":"6313","author":"phillips","year":"2006","journal-title":"Proc SPIE"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2027626"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2008.75"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"353","DOI":"10.1007\/11572961_28","article-title":"Arithmetic data value speculation","author":"kelly","year":"2005","journal-title":"Proc Asia-Pacific Comput Syst Architect Conf"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.1274006"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-4474-3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/92.974895"},{"key":"ref27","author":"ying","year":"2012","journal-title":"Nanosim A Next-Generation Solution for SoC Integration Verification"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313834"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2006.4271817"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224279"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.826201"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364664"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594282"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.51"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2009.5336238"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.224"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1671954.1671959"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993675"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457093"},{"key":"ref24","first-page":"45","article-title":"Full-custom design project for digital VLSI and IC design courses using synopsys generic 90 nm CMOS library","author":"lyons","year":"2009","journal-title":"Proc IEEE Int Conf Microelectron Syst Edu"},{"key":"ref23","author":"rabaey","year":"1996","journal-title":"Digital Integrated Circuits A Design Perspective"},{"key":"ref26","author":"parhi","year":"1999","journal-title":"VLSI Digital Signal Processing Systems Design and Implementation"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/30.125072"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6384922\/06387646.pdf?arnumber=6387646","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:50:30Z","timestamp":1633909830000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6387646\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,1]]},"references-count":32,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2012.2217962","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,1]]}}}