{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T10:01:02Z","timestamp":1648548062138},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2013,2,1]],"date-time":"2013-02-01T00:00:00Z","timestamp":1359676800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2013,2]]},"DOI":"10.1109\/tcad.2012.2218603","type":"journal-article","created":{"date-parts":[[2013,1,21]],"date-time":"2013-01-21T19:09:44Z","timestamp":1358795384000},"page":"289-300","source":"Crossref","is-referenced-by-count":1,"title":["Scan to Nonscan Conversion via Test Cube Analysis"],"prefix":"10.1109","volume":"32","author":[{"given":"Ozgur","family":"Sinanoglu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","first-page":"91","article-title":"How effective are compression codes for reducing test data volume?","author":"anshuman","year":"2002","journal-title":"Proc VLSI Test Symp"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2003.1197641"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437620"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/12.481488"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185288"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2001.902652"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1137\/0206038"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437576"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2009.5351359"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.105"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/12.54846"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/BF00137392"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1990.129914"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.857033"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"101","DOI":"10.1109\/ICVD.1994.282665","article-title":"A three-stage partial scan design method using the sequential circuit flow graph","author":"tai","year":"1994","journal-title":"Proc Int Conf VLSI Design"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519507"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557079"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.1013894"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1990.129912"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/BF00993314"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"77","DOI":"10.1145\/196244.196283","article-title":"implicit computation of minimum-cost feedback-vertex sets for partial scan and other applications","author":"ashar","year":"1994","journal-title":"31st Design Automation Conference"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/307418.307545"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639722"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1109\/ATS.1999.810747","article-title":"An effective methodology for mixed scan and reset design based on test generation and structure of sequential circuits","author":"liang","year":"1999","journal-title":"Proc Asian Test Symp"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/12.54847"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/196244.196285"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529867"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1990.114045"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/54.386002"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003802"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185287"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783731"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1997.614106"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/240518.240670"},{"key":"ref21","first-page":"153","article-title":"Incomplete scan path with an automatic test generation methodology","author":"trischler","year":"1980","journal-title":"Proc Int Test Conf"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.1261835"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557081"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1998.646598"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/54.2032","article-title":"Designing circuits with partial scan","volume":"5","author":"agrawal","year":"1988","journal-title":"IEEE Des Test Comput"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6416083\/06416105.pdf?arnumber=6416105","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:40:24Z","timestamp":1638218424000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6416105\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2]]},"references-count":39,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2012.2218603","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,2]]}}}