{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:24:50Z","timestamp":1763724290108},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2013,3,1]],"date-time":"2013-03-01T00:00:00Z","timestamp":1362096000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2013,3]]},"DOI":"10.1109\/tcad.2012.2226456","type":"journal-article","created":{"date-parts":[[2013,2,14]],"date-time":"2013-02-14T19:03:37Z","timestamp":1360868617000},"page":"467-478","source":"Crossref","is-referenced-by-count":17,"title":["Match and Replace: A Functional ECO Engine for Multierror Circuit Rectification"],"prefix":"10.1109","volume":"32","author":[{"given":"Shao-Lun","family":"Huang","sequence":"first","affiliation":[]},{"given":"Wei-Hsun","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Po-Kai","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Chung-Yang","family":"Huang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105358"},{"key":"ref30","author":"yeh","year":"2011","journal-title":"QuteRTL A RTL Front-End Toward Intelligent Synthesis and Verification"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024758"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.784128"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878324"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1994.629736"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687546"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/266021.266090"},{"key":"ref16","author":"mishchenko","year":"2005","journal-title":"FRAIGs A unifying representation for logic synthesis and verification"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229206"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837398"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654215"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722218"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.811329"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630018"},{"key":"ref3","first-page":"742","article-title":"Accord: Automatic catching and correction of logic design errors in combinational circuits","author":"chung","year":"1992","journal-title":"Proc Int ITC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358019"},{"key":"ref29","first-page":"53","article-title":"Minisat v1. 13: A SAT solver with conflict-clause minimization","author":"srensson","year":"2005","journal-title":"Proc SAT"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.748158"},{"key":"ref8","first-page":"729","article-title":"A robust functional ECO engine by SAT proof minimization and interpolation techniques","author":"wu","year":"2010","journal-title":"Proc IEEE\/ACM Int Conf ICCAD"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2067833"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.3141"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907257"},{"key":"ref1","article-title":"Virtually every ASIC ends up an FPGA","author":"jaeger","year":"2007","journal-title":"EE Times"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580110"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630016"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/43.945303"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"456","DOI":"10.1109\/TCAD.2009.2013537","article-title":"Spare cells with constant insertion for engineering change","volume":"28","author":"kuo","year":"2009","journal-title":"IEEE Trans Computer-Aided Design Integr Circuits Syst"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-7518-8_13"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751930"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419874"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6461966\/06461976.pdf?arnumber=6461976","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:40:24Z","timestamp":1638218424000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6461976\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3]]},"references-count":31,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2012.2226456","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,3]]}}}