{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,9]],"date-time":"2026-03-09T01:14:01Z","timestamp":1773018841261,"version":"3.50.1"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2013,7,1]],"date-time":"2013-07-01T00:00:00Z","timestamp":1372636800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1109\/tcad.2012.2226457","type":"journal-article","created":{"date-parts":[[2013,6,14]],"date-time":"2013-06-14T19:13:04Z","timestamp":1371237184000},"page":"991-1002","source":"Crossref","is-referenced-by-count":45,"title":["Common-Centroid Capacitor Layout Generation Considering Device Matching and Parasitic Minimization"],"prefix":"10.1109","volume":"32","author":[{"given":"M. P-H","family":"Lin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yi-Ting He","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V. W-H","family":"Hsiao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Rong-Guey Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Shuenn-Yuh Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","year":"0","journal-title":"Taiwan Semiconductor Manufacturing Company"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1984.1270070"},{"key":"ref30","author":"wolsey","year":"1999","journal-title":"Integer and Combinatorial Optimization"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.284714"},{"key":"ref11","author":"raszvi","year":"2000","journal-title":"Design of Analog CMOS Integrated Circuits"},{"key":"ref12","first-page":"145","article-title":"Fast and accurate parasitic capacitance models for layout-aware synthesis of analog circuits","author":"agarwal","year":"2004","journal-title":"Proc ACM\/IEEE Des Autom Conf"},{"key":"ref13","author":"hastings","year":"2006","journal-title":"The Art of Analog Layout"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2035587"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465258"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998358"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681591"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.47"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2009137"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","article-title":"Optimization by Simulated Annealing","volume":"220","author":"kirkpatrick","year":"1983","journal-title":"Science"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1002\/9780470891179"},{"key":"ref27","year":"0"},{"key":"ref3","author":"allen","year":"2002","journal-title":"CMOS Analog Circuit Design"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1994.629779"},{"key":"ref29","author":"cormen","year":"2009","journal-title":"Introduction to Algorithms"},{"key":"ref5","first-page":"179","article-title":"Yield evaluation of analog placement with arbitrary capacitor ratio","author":"chen","year":"2009","journal-title":"Proc IEEE Int Symp Quality Electron Design"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.54"},{"key":"ref7","first-page":"481","article-title":"Compensated layout for automated accurate common-centroid capacitor arrays","author":"khalil","year":"2004","journal-title":"Proc Int Conf Elect Electron Comp Eng"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2011.6026537"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006139"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024847"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2007.373200"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2064490"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2097308"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654239"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118111"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164937"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2165068"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6532341\/06532364.pdf?arnumber=6532364","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:40:24Z","timestamp":1638218424000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6532364\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":32,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2012.2226457","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,7]]}}}