{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T22:57:29Z","timestamp":1649199449218},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2013,2,1]],"date-time":"2013-02-01T00:00:00Z","timestamp":1359676800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2013,2]]},"DOI":"10.1109\/tcad.2012.2228269","type":"journal-article","created":{"date-parts":[[2013,1,21]],"date-time":"2013-01-21T19:09:44Z","timestamp":1358795384000},"page":"301-312","source":"Crossref","is-referenced-by-count":1,"title":["Diagnosis of Interconnect Full Open Defects in the Presence of Gate Leakage Currents"],"prefix":"10.1109","volume":"32","author":[{"given":"Daniel","family":"Arumi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rosa","family":"Rodriguez-Montanes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joan","family":"Figueras","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefan","family":"Eichenberger","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Camelia","family":"Hora","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bram","family":"Kruseman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2006.261022"},{"key":"ref30","first-page":"17","article-title":"On electrical fault diagnosis in full-scan circuits","author":"hora","year":"2001","journal-title":"Proc IEEE Int l Workshop on Defect Based Testing"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843859"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907255"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783781"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/el:20072117"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.31"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700575"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2077315"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557118"},{"key":"ref18","article-title":"Critical reliability challenges for the international technology roadmap for semiconductors","author":"blish","year":"2003","journal-title":"International Sematech Technology Transfer Document 03024377A-TR"},{"key":"ref19","year":"2011","journal-title":"International Technology Roadmap for Semiconductors 2011 Edition Executive Summary"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2010.5512752"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1049\/el:19860106"},{"key":"ref27","first-page":"1","article-title":"Interconnect open defect diagnosis with minimal physical information","author":"liu","year":"2007","journal-title":"Proc Int Test Conf"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1033788"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1994.527999"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2165071"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519522"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1998.741618"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.265677"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/54.485786"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/43.811326"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASMC.1998.731585"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/54.902819"},{"key":"ref22","first-page":"248","article-title":"Diagnosis of byzantine open-segment faults [scan testing]","author":"huang","year":"2002","journal-title":"Proc Asian Test Symp"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041865"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.28"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041766"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2006.261021"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2008.4538798"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6416083\/06416092.pdf?arnumber=6416092","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:40:24Z","timestamp":1638218424000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6416092\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2]]},"references-count":31,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2012.2228269","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,2]]}}}