{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T19:23:01Z","timestamp":1777490581914,"version":"3.51.4"},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2013,3,1]],"date-time":"2013-03-01T00:00:00Z","timestamp":1362096000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2013,3]]},"DOI":"10.1109\/tcad.2012.2228305","type":"journal-article","created":{"date-parts":[[2013,2,14]],"date-time":"2013-02-14T19:03:37Z","timestamp":1360868617000},"page":"367-380","source":"Crossref","is-referenced-by-count":19,"title":["On Timing Model Extraction and Hierarchical Statistical Timing Analysis"],"prefix":"10.1109","volume":"32","author":[{"given":"Bing","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ning","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yang","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ulf","family":"Schlichtmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687463"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.816217"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146929"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653800"},{"key":"ref31","first-page":"663","article-title":"Statistical timing verification for transparently latched circuits through structural graph traversal","author":"yuan","year":"2010","journal-title":"Proc Asia South Pacific Des Autom Conf"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.857395"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810656"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2013278"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923241"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484830"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146953"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/43.124419"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2008.2011629"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012610"},{"key":"ref13","article-title":"A hierarchical transistor and gate level statistical timing analysis flow for microprocessor designs","author":"sinha","year":"2009","journal-title":"Proc Des Autom Conf"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450412"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012611"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/43.662683"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320150"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012612"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2006.02.007"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1996.542015"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193777"},{"key":"ref27","first-page":"310","article-title":"Static timing: Back to our roots","author":"chen","year":"2008","journal-title":"Proc Asia South Pacific Des Autom Conf"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.279"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065607"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2006.1594807"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065606"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.927671"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"244","DOI":"10.1145\/1278480.1278540","article-title":"fast second-order statistical static timing analysis using parameter dimension reduction","author":"zhuo feng","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref2","first-page":"331","article-title":"First-order incremental block-based statistical timing analysis","author":"visweswariah","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065604"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159746"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1992.227771"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1997.606593"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.22"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/43.908474"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"580","DOI":"10.1145\/277044.277197","article-title":"Hierarchical functional timing analysis","author":"kukimoto","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref42","author":"cormen","year":"1990","journal-title":"Introduction to Algorithms"},{"key":"ref24","first-page":"60","article-title":"Analysis and modeling of CD variation for statistical static timing","author":"cline","year":"2006","journal-title":"Proc Int Conf Comput -Aided Des"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279387"},{"key":"ref23","first-page":"155","article-title":"Timing macro-modeling of IP blocks with crosstalk","author":"chen","year":"2004","journal-title":"Proc Int Conf Comput -Aided Des"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929760"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884403"},{"key":"ref43","first-page":"1320","article-title":"On hierarchical statistical static timing analysis","author":"li","year":"2009","journal-title":"Proc Design Autom Test Eur Conf"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907047"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6461966\/06461978.pdf?arnumber=6461978","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:40:24Z","timestamp":1638218424000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6461978\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3]]},"references-count":46,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2012.2228305","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,3]]}}}