{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,9]],"date-time":"2026-05-09T16:59:29Z","timestamp":1778345969245,"version":"3.51.4"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2013,5,1]],"date-time":"2013-05-01T00:00:00Z","timestamp":1367366400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2013,5]]},"DOI":"10.1109\/tcad.2012.2232350","type":"journal-article","created":{"date-parts":[[2013,4,17]],"date-time":"2013-04-17T18:09:28Z","timestamp":1366222168000},"page":"748-759","source":"Crossref","is-referenced-by-count":7,"title":["On Multiplexed Signal Tracing for Post-Silicon Validation"],"prefix":"10.1109","volume":"32","author":[{"family":"Xiao Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Qiang Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1985.294683"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450503"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560216"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403475"},{"key":"ref11","first-page":"1","article-title":"On multiplexed signal tracing for post-silicon debug","author":"liu","year":"2011","journal-title":"Proc DATE"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-03809-3"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/775832.776002"},{"key":"ref14","author":"rashinkar","year":"2002","journal-title":"System-On-A-Chip Verification Methodology and Techniques"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358111"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805821"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003792"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630007"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437613"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105391"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419883"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139157"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966662"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630006"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.51"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.77"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.38"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"373","DOI":"10.1145\/1391469.1391569","article-title":"ifra: instruction footprint recording and analysis for post-silicon bug localization in processors","author":"sung-boem park","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050194"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364402"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146916"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364595"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484858"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.31"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654123"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2189395"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.20"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.14"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6504524\/06504557.pdf?arnumber=6504557","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:40:25Z","timestamp":1638218425000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6504557\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5]]},"references-count":32,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2012.2232350","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,5]]}}}