{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,5,14]],"date-time":"2024-05-14T09:03:25Z","timestamp":1715677405895},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2013,5,1]],"date-time":"2013-05-01T00:00:00Z","timestamp":1367366400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2013,5]]},"DOI":"10.1109\/tcad.2012.2232706","type":"journal-article","created":{"date-parts":[[2013,4,17]],"date-time":"2013-04-17T18:09:28Z","timestamp":1366222168000},"page":"788-801","source":"Crossref","is-referenced-by-count":3,"title":["Formal Probabilistic Timing Verification in RTL"],"prefix":"10.1109","volume":"32","author":[{"given":"Jayanand Asok","family":"Kumar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shobha","family":"Vasudevan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:19960704"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253181"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/348019.348081"},{"key":"ref32","first-page":"298","article-title":"Program slicing of hardware description languages","author":"clarke","year":"1999","journal-title":"Proc CHARME"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193858"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2002.1224427"},{"key":"ref37","author":"proakis","year":"1994","journal-title":"Communication Systems Engineering"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/QEST.2004.1348037"},{"key":"ref35","doi-asserted-by":"crossref","first-page":"234","DOI":"10.1007\/11817963_23","article-title":"Symmetry reduction for probabilistic model checking","volume":"lncs 4114","author":"kwiatkowska","year":"2006","journal-title":"Proc Int Conf Comput -Aided Verification"},{"key":"ref34","first-page":"351","article-title":"Compositional methods for probabilistic systems","author":"de alfaro","year":"2001","journal-title":"Proc CONCUR"},{"key":"ref10","first-page":"2.1.1","article-title":"Statistical delay calculation","author":"berkelaar","year":"1997","journal-title":"Proc Workshop Notes Int Workshop Logic Synthesis"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISSS.1995.520630"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159746"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379043"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012687"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687430"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796442"},{"key":"ref16","first-page":"424","article-title":"Timing variation-aware high-level synthesis","author":"jung","year":"2007","journal-title":"Proc Int Conf Comput -Aided Des"},{"key":"ref17","first-page":"303","article-title":"Guaranteeing performance yield in high-level synthesis","author":"hung","year":"2006","journal-title":"Proc Int Conf Comput -Aided Des"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.40"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/LICS.1998.705679"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566488"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466113"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/92.988728"},{"key":"ref3","first-page":"1","article-title":"Introduction to statistical variation and techniques for design optimization","author":"rohrer","year":"2006","journal-title":"Proc Int Solid-State Circuits Conf Tutorial"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.935579"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012737"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1109\/PACT.2007.4336213","article-title":"Paceline: Improving single-thread performance in nanoscale CMPS through core overclocking","author":"greskamp","year":"2007","journal-title":"Proc Parallel Archit Compilation Tech"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2007.375307"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.141"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/43.700720"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44880-2_16"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.48"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.56"},{"key":"ref24","first-page":"2430","article-title":"Delay macromodeling and estimation for RTL","author":"koyagi","year":"2008","journal-title":"Proc Int Symp Circuit Syst"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511813603"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/QEST.2010.25"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/QEST.2004.1348048"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6504524\/06504532.pdf?arnumber=6504532","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:40:25Z","timestamp":1638218425000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6504532\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5]]},"references-count":40,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2012.2232706","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,5]]}}}