{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,12]],"date-time":"2025-07-12T01:21:40Z","timestamp":1752283300835},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2013,5,1]],"date-time":"2013-05-01T00:00:00Z","timestamp":1367366400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2013,5]]},"DOI":"10.1109\/tcad.2012.2232707","type":"journal-article","created":{"date-parts":[[2013,4,17]],"date-time":"2013-04-17T18:09:28Z","timestamp":1366222168000},"page":"653-666","source":"Crossref","is-referenced-by-count":32,"title":["Combinational Logic Design Using Six-Terminal NEM Relays"],"prefix":"10.1109","volume":"32","author":[{"family":"Daesung Lee","sequence":"first","affiliation":[]},{"given":"W. S.","family":"Lee","sequence":"additional","affiliation":[]},{"family":"Chen Chen","sequence":"additional","affiliation":[]},{"given":"F.","family":"Fallah","sequence":"additional","affiliation":[]},{"given":"J.","family":"Provine","sequence":"additional","affiliation":[]},{"family":"Soogine Chong","sequence":"additional","affiliation":[]},{"given":"J.","family":"Watkins","sequence":"additional","affiliation":[]},{"given":"R. T.","family":"Howe","sequence":"additional","affiliation":[]},{"given":"H.-S P.","family":"Wong","sequence":"additional","affiliation":[]},{"given":"S.","family":"Mitra","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","author":"somenzi","year":"2012","journal-title":"Public Software"},{"key":"ref11","first-page":"428","article-title":"VIS: A system for verification and synthesis","volume":"lcns 1102","year":"1996","journal-title":"Proc 8th Int Conf Comput -Aided Verification"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.18"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.597298"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1999.808607"},{"key":"ref16","first-page":"909","article-title":"Latched carry-save adder","volume":"7","author":"earle","year":"1965","journal-title":"IBM Tech Disclosure Bull"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MEMSYS.2010.5442466"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISDRS.2009.5378248"},{"key":"ref19","first-page":"278","author":"kovacs","year":"1998","journal-title":"Micromachined Transducers Sourcebook"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681660"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2063411"},{"key":"ref6","first-page":"223","article-title":"Four-terminal relay technology for complementary logic","author":"nathanael","year":"2009","journal-title":"Proc IEEE IEDM Tech Dig"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2074370"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/T-AIEE.1938.5057767"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TRANSDUCERS.2011.5969835"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1149\/1.3118930"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675141"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418930"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JMEMS.2005.864148"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TRANSDUCERS.2011.5969790"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2082545"},{"key":"ref24","year":"2011","journal-title":"Nangate 45 nm Library"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2039916"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TRANSDUCERS.2011.5969833"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6504524\/06504552.pdf?arnumber=6504552","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:40:25Z","timestamp":1638218425000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6504552\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5]]},"references-count":25,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2012.2232707","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,5]]}}}