{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,3]],"date-time":"2024-07-03T23:12:55Z","timestamp":1720048375013},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2013,4,1]],"date-time":"2013-04-01T00:00:00Z","timestamp":1364774400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2013,4]]},"DOI":"10.1109\/tcad.2012.2235125","type":"journal-article","created":{"date-parts":[[2013,3,15]],"date-time":"2013-03-15T18:50:47Z","timestamp":1363373447000},"page":"597-610","source":"Crossref","is-referenced-by-count":32,"title":["Exploration and Optimization of 3-D Integrated DRAM Subsystems"],"prefix":"10.1109","volume":"32","author":[{"given":"C.","family":"Weis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"I.","family":"Loi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Benini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Wehn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","first-page":"1","article-title":"Exploring energy-efficient DRAM array organizations","author":"seongil","year":"2011","journal-title":"Proc IEEE Int Midwest Symp Circuits and Syst"},{"key":"ref10","year":"2010","journal-title":"Energy-Conscious 3D-Server-on-Chip for Green Cloud Services Press Release"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457230"},{"key":"ref12","first-page":"453","article-title":"3D-Stacked Memory Architectures for Multi-Core Processors","author":"loh","year":"2008","journal-title":"Proc 35th Int Symp Comput Archit"},{"key":"ref13","first-page":"496","article-title":"A 1.2 V 12.8 GB\/s 2 Gb mobile wide-I\/O DRAM with 4<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\,\\times\\,$<\/tex><\/formula>128 I\/Os using TSV-based stacking","author":"kim","year":"2011","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref14","author":"krewell","year":"2011","journal-title":"Apple A6 Delayed for TSMC 28 nm"},{"key":"ref15","year":"2010","journal-title":"Octopus 8-Port DRAM for Die-Stack Applications Data Sheet"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.105"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014207"},{"key":"ref19","first-page":"33","article-title":"CACTI-3DD: Architecture-level modeling for 3D die-stacked DRAM main memory","author":"chen","year":"2012","journal-title":"Proc Design Autom Test Eur Conf Exhib"},{"key":"ref28","first-page":"138","article-title":"TSV process optimization for reduced device impact on 28 nm CMOS","author":"yu","year":"2011","journal-title":"Proc Symp VLSI Technol"},{"key":"ref4","article-title":"DRAM scaling &#38; bandwidth challenges","year":"2012","journal-title":"Proc NSF WETI"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306600"},{"key":"ref3","first-page":"33","article-title":"Design and characterization of a 12.8 GB\/s low power differential memory system for mobile applications","author":"oh","year":"2009","journal-title":"Proc IEEE 16th Conf Elect Performance Electron Packag"},{"key":"ref6","first-page":"38","author":"dutoit","year":"2010","journal-title":"3D Integration Opportunities for Memory Interconnect in Mobile Computing Architectures"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055357"},{"key":"ref5","year":"2011","journal-title":"Imec Demonstrates 3D Integrated DRAM-on-logic for Low-Power Mobile Applications Press Release"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090797"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810274"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993603"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416628"},{"key":"ref20","year":"2011","journal-title":"WIDE I\/O Single Data Rate (WIDE I\/O SDR)"},{"key":"ref22","year":"2009","journal-title":"Databahn DRAM Memory Controller IP"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763068"},{"key":"ref24","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01724-7","author":"jacob","year":"2009","journal-title":"The Memory System You Can't Avoid It You Can't Ignore It You Can't Fake It"},{"key":"ref23","year":"2011","journal-title":"Using Multichannel DRAM Subsystems to Create Scalable Architecture for Video SOCs Presentation"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.42"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2011.17"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6480843\/06480866.pdf?arnumber=6480866","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,7]],"date-time":"2024-05-07T13:38:19Z","timestamp":1715089099000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6480866\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,4]]},"references-count":30,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2012.2235125","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,4]]}}}