{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,4]],"date-time":"2025-11-04T10:25:45Z","timestamp":1762251945830},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2013,5,1]],"date-time":"2013-05-01T00:00:00Z","timestamp":1367366400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2013,5]]},"DOI":"10.1109\/tcad.2012.2235913","type":"journal-article","created":{"date-parts":[[2013,4,17]],"date-time":"2013-04-17T18:09:28Z","timestamp":1366222168000},"page":"667-680","source":"Crossref","is-referenced-by-count":6,"title":["Latch-Based Performance Optimization for Field-Programmable Gate Arrays"],"prefix":"10.1109","volume":"32","author":[{"given":"Bill","family":"Teng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J. H.","family":"Anderson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917585"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2068716.2068718"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1994.408825"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503067"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.885731"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046198"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377666"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/BF01759032"},{"key":"ref16","first-page":"226","article-title":"Efficient implementation of retiming","author":"shenoy","year":"1994","journal-title":"Proc IEEE\/ACM ICCAD"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/43.310899"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580087"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1996.547519"},{"key":"ref28","article-title":"Numerical computation of spectral elements in max-plus algebra","author":"cochet-terrasson","year":"1998","journal-title":"Proc IFAC Conf Syst Structure Contr"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.21"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/S0166-218X(01)00339-0"},{"key":"ref3","year":"2011","journal-title":"Virtex-6 FPGA Clocking Resources"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360302"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1027084.1027085"},{"key":"ref5","year":"2009","journal-title":"Configurable time borrowing flipflops"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2041845"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/201310.201328"},{"key":"ref2","year":"2009","journal-title":"Virtex-6 FPGA Configurable Logic Block"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/12.55696"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117205"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065694"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279401"},{"key":"ref21","first-page":"552","article-title":"CheckTc and minTc: Timing verification and optimal clocking of synchronous digital circuits","author":"sakallah","year":"1990","journal-title":"Proc IEEE\/ACM ICCAD"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234286"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/256292.256301"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/0166-218X(81)90026-3"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2126932"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6504524\/06504531.pdf?arnumber=6504531","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:40:25Z","timestamp":1638218425000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6504531\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5]]},"references-count":31,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2012.2235913","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,5]]}}}