{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,7]],"date-time":"2025-11-07T13:19:39Z","timestamp":1762521579756},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2013,5,1]],"date-time":"2013-05-01T00:00:00Z","timestamp":1367366400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2013,5]]},"DOI":"10.1109\/tcad.2012.2236837","type":"journal-article","created":{"date-parts":[[2013,4,17]],"date-time":"2013-04-17T18:09:28Z","timestamp":1366222168000},"page":"737-747","source":"Crossref","is-referenced-by-count":36,"title":["Parametric Delay Test of Post-Bond Through-Silicon Vias in 3-D ICs via Variable Output Thresholding Analysis"],"prefix":"10.1109","volume":"32","author":[{"family":"Yu-Hsiang Lin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Shi-Yu Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Kun-Han Tsai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Wu-Tung Cheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Sunter","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yung-Fa Chou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Ding-Ming Kwai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.125"},{"key":"ref11","first-page":"1031","article-title":"Small delay testing for TSVs in 3D ICs","author":"lin","year":"2012","journal-title":"Proc Design Automat Conf"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681638"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120800"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-007-0759-5"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355573"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1989.77002"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840836"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008365428314"},{"key":"ref19","first-page":"521","article-title":"Compact AC modeling and analysis of Cu, W, and CNT based through-silicion vias (TSVs) in 3D ICs","author":"xu","year":"2009","journal-title":"Tech Dig Int Electron Devices Meeting"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2012.6241859"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469559"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/96.475271"},{"key":"ref5","first-page":"133","article-title":"Within-die gate delay variability measurement using re-configurable ring oscillator","author":"das","year":"2008","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref8","first-page":"20","article-title":"Test architecture design and optimization for three-dimensional SoCs","author":"jiang","year":"2009","journal-title":"Proc Design Autom Test Eur"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783749"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.42"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2003.1197464"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2034508"},{"key":"ref20","first-page":"1030","article-title":"TSV Open Defects in 3D integrated circuits: Characterization, test, and optimal spare allocation","author":"ye","year":"2012","journal-title":"Proc Design Autom Conf"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.73"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6504524\/06504551.pdf?arnumber=6504551","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:40:25Z","timestamp":1638218425000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6504551\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5]]},"references-count":21,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2012.2236837","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,5]]}}}