{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,2,13]],"date-time":"2024-02-13T13:44:32Z","timestamp":1707831872867},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2013,6,1]],"date-time":"2013-06-01T00:00:00Z","timestamp":1370044800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2013,6]]},"DOI":"10.1109\/tcad.2013.2237769","type":"journal-article","created":{"date-parts":[[2013,5,15]],"date-time":"2013-05-15T18:07:02Z","timestamp":1368641222000},"page":"845-857","source":"Crossref","is-referenced-by-count":3,"title":["MULTES: Multilevel Temporal-Parallel Event-Driven Simulation"],"prefix":"10.1109","volume":"32","author":[{"family":"Dusung Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Ciesielski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Seiyang Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/158459.158469"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/PADS.1995.404303"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840856"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/PADS.2003.1207433"},{"key":"ref14","first-page":"521","article-title":"Parallel logic simulation of million-gate VLSI circuits","author":"zhu","year":"2005","journal-title":"Proc 13th IEEE Int Symp Model Anal Simul Comput Telecommun Syst"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630056"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1970353.1970362"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2167329"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/226275.226276"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/128738.128739"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/WSC.1990.129605"},{"key":"ref3","year":"0","journal-title":"Axiom Design Automation"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.1979.230182"},{"key":"ref5","first-page":"1584","article-title":"Temporal parallel simulation: A fast gate-level hdl simulation using higher level models","author":"kim","year":"2011","journal-title":"Proc Des Autom Test Europe"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/84537.84545"},{"key":"ref7","author":"bryant","year":"1977","journal-title":"Simulation of packet communication architecture computer systems"},{"key":"ref2","year":"0","journal-title":"Avery Desgin Automation SimCluster datasheet"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3916.3988"},{"key":"ref1","author":"lam","year":"2005","journal-title":"Hardware Design Verification Simulation and Formal Method-Based Approaches"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681580"},{"key":"ref22","first-page":"108","article-title":"Checking safety properties using induction and a SAT solver","author":"sheeran","year":"2000","journal-title":"Proc Formal Methods Comput -Aided Des"},{"key":"ref21","first-page":"193","article-title":"Symbolic model checking without BDDs","author":"biere","year":"1999","journal-title":"Proc Tools Algorithms Construct Anal Syst"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320087"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065700"},{"key":"ref26","year":"0","journal-title":"Opencores"},{"key":"ref25","article-title":"Verilog nonblocking assignments with delays, myths and mysteries","author":"cummings","year":"2002","journal-title":"Synopsys User Group"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6516595\/06516614.pdf?arnumber=6516614","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:40:25Z","timestamp":1638218425000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6516614\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6]]},"references-count":26,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2013.2237769","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,6]]}}}