{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T15:30:34Z","timestamp":1682955034933},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2013,7,1]],"date-time":"2013-07-01T00:00:00Z","timestamp":1372636800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1109\/tcad.2013.2245375","type":"journal-article","created":{"date-parts":[[2013,6,14]],"date-time":"2013-06-14T19:13:04Z","timestamp":1371237184000},"page":"1100-1109","source":"Crossref","is-referenced-by-count":16,"title":["Through-Silicon Via Fault-Tolerant Clock Networks for 3-D ICs"],"prefix":"10.1109","volume":"32","author":[{"family":"Chiao-Ling Lung","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yu-Shih Su","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Hsih-Hsiu Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yiyu Shi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Shih-Chieh Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2010.2099590"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2098130"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687433"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977515"},{"key":"ref34","author":"lung","year":"2013","journal-title":"Appendix"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034408"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346849"},{"key":"ref12","article-title":"Method and apparatus for providing through silicon via (TSV) redundancy","author":"kim","year":"2010","journal-title":"United States Patent Application Publication"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2012.6248845"},{"key":"ref14","first-page":"184","article-title":"Clock tree synthesis with pre-bond testability for 3-D stacked IC designs","author":"kim","year":"2010","journal-title":"Proc DAC"},{"key":"ref15","article-title":"System and methods utilizing redundancy in semiconductor chip interconnects","author":"laisne","year":"2010","journal-title":"United States Patent Application Publication"},{"key":"ref16","first-page":"1","article-title":"A scan-island based design enabling pre-bond testability in die-stcked microprocessors","author":"lewis","year":"2007","journal-title":"Proc ITC"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355573"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681638"},{"key":"ref19","first-page":"1474","article-title":"Clock skew optimization considering complicated power modes","author":"lung","year":"2010","journal-title":"Proc DATE"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0491"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2012.6241859"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434016"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.238608"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"375","DOI":"10.1145\/196244.196426","article-title":"an efficient zero-skew routing algorithm","author":"edahiro","year":"1994","journal-title":"31st Design Automation Conference"},{"key":"ref29","first-page":"1","article-title":"The effects of substrate doping density on the electrical performance of through-silicon vias","author":"wang","year":"2011","journal-title":"Proc Asia Pac Symp EMC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.906477"},{"key":"ref7","first-page":"1206","article-title":"TSV redundancy: Architecture and design issues in 3-D IC","author":"hsieh","year":"2010","journal-title":"Proc DATE"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1366110.1366212"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024767"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.814238"},{"key":"ref20","first-page":"335","article-title":"LP-based multi-mode multi-corner clock skew optimization","author":"lung","year":"2011","journal-title":"Proc VLSI-DAT"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024872"},{"key":"ref21","article-title":"TSV fault-tolerant mechanisms with application to 3-D clock networks","author":"lung","year":"2011","journal-title":"Proc ISOCC"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364459"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4484003"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672170"},{"key":"ref25","article-title":"Impact of wafer-level 3-D stacking on the yield of ICs","author":"patti","year":"2007","journal-title":"Proc Future Fab Int"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6532341\/06532431.pdf?arnumber=6532431","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:40:25Z","timestamp":1638218425000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6532431\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":34,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2013.2245375","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,7]]}}}