{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,16]],"date-time":"2026-03-16T10:16:42Z","timestamp":1773656202518,"version":"3.50.1"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2013,7,1]],"date-time":"2013-07-01T00:00:00Z","timestamp":1372636800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1109\/tcad.2013.2245376","type":"journal-article","created":{"date-parts":[[2013,6,14]],"date-time":"2013-06-14T19:13:04Z","timestamp":1371237184000},"page":"1124-1135","source":"Crossref","is-referenced-by-count":12,"title":["Testing Chips With Spare Identical Cores"],"prefix":"10.1109","volume":"32","author":[{"given":"A.","family":"Ramdas","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"O.","family":"Sinanoglu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","year":"2012"},{"key":"ref31","year":"2011"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2009159"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2049052"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584119"},{"key":"ref12","year":"2005","journal-title":"IEEE Standard Testability Method for Embedded Core-Based Integrated Circuits"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.12"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1583967"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437561"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041825"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"327","DOI":"10.1109\/TCAD.2002.807889","article-title":"Testing ASICs with multiple identical cores","volume":"22","author":"wu","year":"2003","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700563"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355560"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2005.847276"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2006.260957"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003802"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.160"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484787"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1023\/A:1024600311740"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437584"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699206"},{"key":"ref7","first-page":"1","article-title":"Testing of ultrasparc T1 microprocessor and its challenges","author":"tan","year":"2006","journal-title":"Proc Int Test Conf"},{"key":"ref2","year":"2011","journal-title":"Test access mechanism for chips with spare identical cores 2011 edition Test and test equipment"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700562"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2012.6313848"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.17"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2010.5512784"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.52"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403590"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.36"},{"key":"ref26","author":"pradhan","year":"1986","journal-title":"Fault-Tolerant Computing Theory and Techniques"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139171"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6532341\/06532345.pdf?arnumber=6532345","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:40:25Z","timestamp":1638218425000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6532345\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":32,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2013.2245376","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,7]]}}}