{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T08:59:51Z","timestamp":1780390791748,"version":"3.54.1"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2013,7,1]],"date-time":"2013-07-01T00:00:00Z","timestamp":1372636800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1109\/tcad.2013.2245942","type":"journal-article","created":{"date-parts":[[2013,6,14]],"date-time":"2013-06-14T19:13:04Z","timestamp":1371237184000},"page":"1072-1085","source":"Crossref","is-referenced-by-count":17,"title":["Efficient Spatial Pattern Analysis for Variation Decomposition Via Robust Sparse Regression"],"prefix":"10.1109","volume":"32","author":[{"family":"Wangyang Zhang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"K.","family":"Balakrishnan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Xin Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"D. S.","family":"Boning","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"S.","family":"Saxena","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"A.","family":"Strojwas","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"R. A.","family":"Rutenbar","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.sigpro.2005.05.030"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1111\/j.1467-9868.2005.00532.x"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/355984.355989"},{"key":"ref13","article-title":"Raising the bar on wafer edge yield: An etch perspective","volume":"55","author":"vahedi","year":"2008","journal-title":"Solid State Technol"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2022217"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1557\/PROC-0989-A08-08"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TPS.2006.889294"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2003.811884"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/66.661289"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/66.175367"},{"key":"ref28","author":"press","year":"2007","journal-title":"Numerical Recipes The Art of Scientific Computing"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1117\/12.600028"},{"key":"ref27","doi-asserted-by":"crossref","DOI":"10.1002\/0470010940","author":"maronna","year":"2006","journal-title":"Robust Statistics Theory and Methods"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2010.2051752"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884403"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2089568"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837342"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687481"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700550"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654349"},{"key":"ref1","year":"2011","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/S0040-6090(01)01209-3"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387391"},{"key":"ref21","author":"friedberg","year":"2007","journal-title":"Spatial Modeling of Gate Length Variation for Process-Design Co-Optimization"},{"key":"ref24","doi-asserted-by":"crossref","DOI":"10.1002\/9780470316856","author":"searle","year":"1992","journal-title":"Variance Components"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280812"},{"key":"ref26","author":"gonzalez","year":"2007","journal-title":"Digital Image Processing"},{"key":"ref25","author":"bishop","year":"2007","journal-title":"Pattern Recognition and Machine Learning"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6532341\/06532376.pdf?arnumber=6532376","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:40:26Z","timestamp":1638218426000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6532376\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":28,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2013.2245942","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,7]]}}}