{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,10]],"date-time":"2024-06-10T17:14:08Z","timestamp":1718039648581},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2013,8,1]],"date-time":"2013-08-01T00:00:00Z","timestamp":1375315200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2013,8]]},"DOI":"10.1109\/tcad.2013.2252054","type":"journal-article","created":{"date-parts":[[2013,7,15]],"date-time":"2013-07-15T18:03:55Z","timestamp":1373911435000},"page":"1228-1239","source":"Crossref","is-referenced-by-count":17,"title":["A Polynomial Time Exact Algorithm for Overlay-Resistant Self-Aligned Double Patterning (SADP) Layout Decomposition"],"prefix":"10.1109","volume":"32","author":[{"given":"Zigang","family":"Xiao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuelin","family":"Du","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hongbo","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin D. F.","family":"Wong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"69251e-1","article-title":"Apf pitch-halving for 22 nm logic cells using gridded design rules","volume":"6925","author":"smayling","year":"2008","journal-title":"Proc SPIE"},{"key":"ref11","first-page":"72740d-1","article-title":"Demonstration of 32 nm half-pitch electrical testable nand flash patterns using self-aligned double patterning","volume":"7274","author":"sun","year":"2009","journal-title":"Proc SPIE"},{"key":"ref12","first-page":"76371n-1","article-title":"Full-area pattern decomposition of self-aligned double patterning for 30 nm node nand flash process","volume":"7637","author":"chang","year":"2010","journal-title":"Proc SPIE"},{"key":"ref13","first-page":"78233p-1","article-title":"Np-completeness result for positive line-by-fill SADP process","volume":"7823","author":"li","year":"2010","journal-title":"Proc SPIE"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681616"},{"key":"ref15","first-page":"79730j-1","article-title":"Effective decomposition algorithm for self-aligned double patterning lithography","volume":"7973","author":"zhang","year":"2011","journal-title":"Proc SPIE"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024741"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024901"},{"key":"ref18","first-page":"79740l-1","article-title":"Layout decomposition of self-aligned double patterning for 2-D random logic patterning","volume":"7974","author":"ban","year":"2011","journal-title":"Proc SPIE"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/0020-0190(79)90002-4"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687511"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687510"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160923"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"79740o","DOI":"10.1117\/12.877601","article-title":"Self-aligned double-patterning (SADP) friendly detailed routing","volume":"7974","author":"mirsaeedi","year":"2011","journal-title":"Proc SPIE"},{"key":"ref8","first-page":"832706-1","article-title":"Self-aligned double patterning (sadp) compliant design flow","author":"ma","year":"2012","journal-title":"Proc SPIE Adv Lithography"},{"key":"ref7","first-page":"76410t-1","article-title":"Decomposition strategies for self-aligned double patterning","volume":"7641","author":"ma","year":"2010","journal-title":"Proc SPIE"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2035577"},{"key":"ref9","first-page":"1","article-title":"Sadp: The best option","volume":"5","author":"bencher","year":"2007","journal-title":"Nanochip Technol J"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1117\/3.820233.ch9"},{"key":"ref20","year":"2011","journal-title":"Nangate open cell library"},{"key":"ref21","year":"2012","journal-title":"Gurobi Optimizer"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6558853\/06558884.pdf?arnumber=6558884","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:40:26Z","timestamp":1638218426000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6558884\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,8]]},"references-count":21,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2013.2252054","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,8]]}}}