{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T20:33:23Z","timestamp":1771706003945,"version":"3.50.1"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2013,8,1]],"date-time":"2013-08-01T00:00:00Z","timestamp":1375315200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2013,8]]},"DOI":"10.1109\/tcad.2013.2253834","type":"journal-article","created":{"date-parts":[[2013,7,15]],"date-time":"2013-07-15T18:03:55Z","timestamp":1373911435000},"page":"1215-1227","source":"Crossref","is-referenced-by-count":26,"title":["BonnPlace Legalization: Minimizing Movement by Iterative Augmentation"],"prefix":"10.1109","volume":"32","author":[{"given":"Ulrich","family":"Brenner","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597244"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357975"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.317462"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"330","DOI":"10.1287\/moor.13.2.330","article-title":"One-processor scheduling with symmetric earliness and tardiness penalties","volume":"13","author":"garey","year":"1988","journal-title":"Math Operat Res"},{"key":"ref12","year":"2002","journal-title":"Method and System for High Speed Detailed Placement of Cells Within an Integrated Circuit Design"},{"key":"ref13","first-page":"369","article-title":"Fast legalization for standard cell placement with simultaneous wirelength and displacement minimization","author":"ho","year":"2010","journal-title":"Proc VLSI-SOC"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105308"},{"key":"ref15","first-page":"165","article-title":"MONGREL: Hybrid techniques for standard cell placement","author":"hur","year":"2000","journal-title":"Proc ICCAD"},{"key":"ref16","year":"0","journal-title":"ISPD 2006 Placement Contest"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.1999.760005"},{"key":"ref18","author":"karp","year":"1972","journal-title":"Complexity of Computer Computations"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981084"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763100"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.836733"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353640"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/343647.343716"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923063"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123054"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123055"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.925792"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837347"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.920691"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/BF01386390"},{"key":"ref1","author":"ahuja","year":"1993","journal-title":"Network Flows Theory Algorithms and Applications"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2170567"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419819"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105307"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1287\/opre.41.2.338"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320161"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065712"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560039"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6558853\/06559150.pdf?arnumber=6559150","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:40:26Z","timestamp":1638218426000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6559150\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,8]]},"references-count":31,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2013.2253834","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,8]]}}}