{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,7]],"date-time":"2026-10-07T00:19:34Z","timestamp":1791332374621,"version":"4.3.1"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2013,9,1]],"date-time":"2013-09-01T00:00:00Z","timestamp":1377993600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/tcad.2013.2255127","type":"journal-article","created":{"date-parts":[[2013,8,16]],"date-time":"2013-08-16T18:02:08Z","timestamp":1376676128000},"page":"1395-1408","source":"Crossref","is-referenced-by-count":23,"title":["Detection, Diagnosis, and Recovery From Clock-Domain Crossing Failures in Multiclock SoCs"],"prefix":"10.1109","volume":"32","author":[{"given":"Naghmeh","family":"Karimi","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","year":"1999","journal-title":"Zero setup time flip-flop"},{"key":"ref11","year":"2010","journal-title":"Formal verification of clock domain crossings"},{"key":"ref12","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits A Design Perspective"},{"key":"ref13","author":"abramov","year":"0","journal-title":"Clock Domain Crossing"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894227"},{"key":"ref16","first-page":"1","article-title":"Pragmatic simulation-based verification of clock domain crossing signals and jitter using SystemVerilog assertions","author":"litterick","year":"2006","journal-title":"Proc Des Verification Conf"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.13"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.16"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.35"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805842"},{"key":"ref4","first-page":"55","article-title":"Critical clock-domain-crossing bugs","volume":"53","author":"sarwary","year":"2008","journal-title":"Electron Des Strategy News"},{"key":"ref27","article-title":"IWLS 2005 benchmarks","author":"albrecht","year":"2005","journal-title":"Proc Int Workshop Logic Synthesis"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2003.1199169"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"359","DOI":"10.1007\/11560548_31","volume":"3725","author":"kapschitz","year":"2005","journal-title":"Correct Hardware Design and Verification Methods"},{"key":"ref5","first-page":"654","article-title":"Using assertion-based verification to verify clock domain crossing signals","author":"kwok","year":"2003","journal-title":"Proc Des Verification Conf"},{"key":"ref29","first-page":"508","article-title":"Fault dictionary compression and equivalence class computation for sequential circuits","author":"ryan","year":"2003","journal-title":"Proc Int Conf CAD"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.113"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.68"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364491"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-013-5349-0"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176505"},{"key":"ref20","author":"abramovici","year":"1990","journal-title":"Digital Systems Testing & Testable Design"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511816321"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-012-5286-3"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700565"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2003.1221149"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1996.488723"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.812371"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6582559\/06582582.pdf?arnumber=6582582","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:40:26Z","timestamp":1638218426000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6582582\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":29,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2013.2255127","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,9]]}}}