{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T15:22:22Z","timestamp":1780327342801,"version":"3.54.1"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2013,9,1]],"date-time":"2013-09-01T00:00:00Z","timestamp":1377993600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/tcad.2013.2256462","type":"journal-article","created":{"date-parts":[[2013,8,16]],"date-time":"2013-08-16T18:02:08Z","timestamp":1376676128000},"page":"1357-1368","source":"Crossref","is-referenced-by-count":10,"title":["Routing Challenges for Designs With Super High Pin Density"],"prefix":"10.1109","volume":"32","author":[{"given":"Xiang","family":"Qiu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Malgorzata","family":"Marek-Sadowska","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref32","year":"0"},{"key":"ref31","first-page":"151","article-title":"Vertical-slit field-effect transistor (VeSFET): Design space exploration and DC model","author":"pfitzner","year":"2011","journal-title":"Proc MIXDES"},{"key":"ref30","year":"0","journal-title":"StarRC StarRC User Guide"},{"key":"ref10","year":"2009","journal-title":"Integrated Circuit Device System and Method of Fabrication"},{"key":"ref11","first-page":"145","article-title":"Twin gate, vertical slit FET (VeSFET) for highly periodic layout and 3-D integration","author":"maly","year":"2011","journal-title":"Proc MIXDES"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751916"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187522"},{"key":"ref14","first-page":"121","article-title":"A compact model of VeSFET capacitances","author":"kasprowicz","year":"2011","journal-title":"Proc MIXDES"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"954","DOI":"10.1145\/1278480.1278715","article-title":"opc-free and minimally irregular ic design style","author":"maly","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref16","author":"kramer","year":"1982","journal-title":"Wire-routing is NP-complete"},{"key":"ref17","first-page":"127","article-title":"A study on cell-level routing for VeSFET circuits","author":"marek-sadowska","year":"2011","journal-title":"Proc MIXDES"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/43.863641"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223159"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1109\/43.974135","article-title":"Estimating routing congestion using probabilistic analysis","volume":"21","author":"lou","year":"2002","journal-title":"IEEE Trans Computer-Aided Design"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654225"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2040094"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735028"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1960397.1960410"},{"key":"ref29","year":"0","journal-title":"Berkeley Logic Synthesis and Verification Group ABC A System for Sequential Synthesis and Verification Release 70930"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2013274"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.894596"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228560"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353663"},{"key":"ref9","author":"maly","year":"2008","journal-title":"Complementary vertical transistors"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1231996.1232029"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006082"},{"key":"ref22","first-page":"97","article-title":"Estimating and optimizing routing utilization in DSM design","author":"chong","year":"1999","journal-title":"Workshop System-Level Interconnect Prediction"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/5.362754"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/43.920697"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/92.902263"},{"key":"ref26","year":"0"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/16.661220"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6582559\/06582609.pdf?arnumber=6582609","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:40:26Z","timestamp":1638218426000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6582609\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":32,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2013.2256462","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,9]]}}}