{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,12]],"date-time":"2026-06-12T23:26:18Z","timestamp":1781306778807,"version":"3.54.1"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2013,8,1]],"date-time":"2013-08-01T00:00:00Z","timestamp":1375315200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2013,8]]},"DOI":"10.1109\/tcad.2013.2257923","type":"journal-article","created":{"date-parts":[[2013,7,15]],"date-time":"2013-07-15T18:03:55Z","timestamp":1373911435000},"page":"1288-1292","source":"Crossref","is-referenced-by-count":17,"title":["Many-Core Token-Based Adaptive Power Gating"],"prefix":"10.1109","volume":"32","author":[{"given":"Andrew B.","family":"Kahng","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Seokhyeong","family":"Kang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tajana Simunic","family":"Rosing","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Richard","family":"Strong","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1054","article-title":"MAPG: Memory access power gating","author":"jeong","year":"2012","journal-title":"Proc Des Autom Test Eur"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333711"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231828"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977306"},{"key":"ref14","first-page":"19","article-title":"VSV: L2-miss-driven variable supply-voltage scaling for low power","author":"li","year":"2003","journal-title":"Proc IEEE Int Symp Microarch"},{"key":"ref15","first-page":"121","article-title":"Memory access aware power gating for MPSoCs","author":"lin","year":"2012","journal-title":"Proc Asia South Pacific Des Autom Conf"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2009.46"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594331"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749737"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.102"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.108"},{"key":"ref3","year":"2011","journal-title":"Stream Sustainable Memory Bandwidth in High Performance Computers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541731"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.245593"},{"key":"ref7","author":"flynn","year":"2007","journal-title":"Low Power Methodology Manual"},{"key":"ref2","year":"2010","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349303"},{"key":"ref1","year":"2011","journal-title":"DRAMSim2"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/781027.781076"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333745"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2004.1283650"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.904101"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1835420.1835421"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.29"},{"key":"ref25","article-title":"Setting new standards for energy-efficient performance","author":"wechsler","year":"2006","journal-title":"Technol Intel Mag"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6558853\/06559076.pdf?arnumber=6559076","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:40:26Z","timestamp":1638218426000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6559076\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,8]]},"references-count":27,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2013.2257923","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,8]]}}}