{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:05:16Z","timestamp":1761581116144},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2013,9,1]],"date-time":"2013-09-01T00:00:00Z","timestamp":1377993600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/tcad.2013.2261120","type":"journal-article","created":{"date-parts":[[2013,8,16]],"date-time":"2013-08-16T18:02:08Z","timestamp":1376676128000},"page":"1335-1346","source":"Crossref","is-referenced-by-count":34,"title":["Through Silicon Via Aware Design Planning for Thermally Efficient 3-D Integrated Circuits"],"prefix":"10.1109","volume":"32","author":[{"given":"Yibo","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eren","family":"Kursun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dave","family":"Motschman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Charles","family":"Johnson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2007.382392"},{"key":"ref33","author":"moaveni","year":"1999","journal-title":"Finite Element Analysis Theory and Application with ANSYS"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346880"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2002.996687"},{"key":"ref30","first-page":"429","article-title":"The dawn of 22 nm era: Design and CAD challenges","author":"puri","year":"2010","journal-title":"Proc 10th Int Conf VLSI Des"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2074070"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332632"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.879796"},{"key":"ref34","year":"2011"},{"key":"ref10","first-page":"148","article-title":"Design issues and considerations for low-cost 3D TSV IC technology","author":"van der plas","year":"2010","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref40","first-page":"878","article-title":"Compact thermal modeling for temperature-aware design","author":"wei huang","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref11","first-page":"1","article-title":"A customized design of DRAM controller for on-chip 3-D DRAM stacking","author":"zhang","year":"2010","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref12","first-page":"17","article-title":"Investigating the effects of fine-grain 3-D integration on microarchitecture design","volume":"4","author":"ma","year":"2008","journal-title":"ACM J Emerging Technol Comput Syst"},{"key":"ref13","first-page":"121","article-title":"Design and analysis of 3-D-MAPS: A many-core 3-D processor with stacked memory","author":"healy","year":"2010","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"ref15","first-page":"659","article-title":"3-D silicon integration using fine pitch interconnection, silicon processing and silicon carrier packaging technology","author":"knickerbocker","year":"2005","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007463"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.1092"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391660"},{"key":"ref19","first-page":"204","article-title":"Bus-aware microarchitectural floorplanning","author":"kim","year":"2008","journal-title":"Proc Asia South Pacific Des Autom Conf"},{"key":"ref28","first-page":"43","article-title":"Thermal optimization in multi-granularity multicore floorplanning","author":"healy","year":"2009","journal-title":"Proc Asia South Pacific Des Autom Conf"},{"key":"ref4","author":"das","year":"2004","journal-title":"Design automation and analysis of 3-D integrated circuits"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.883925"},{"key":"ref3","first-page":"414","article-title":"Power trends and performance characterization of 3-D integration","volume":"4","author":"zhang","year":"2001","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0491"},{"key":"ref29","first-page":"104","article-title":"Interconnect and thermal-aware floorplanning for 3-D microprocessors","author":"hung","year":"2006","journal-title":"Proc Int Symp Quality Electron Des"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"ref8","first-page":"214","article-title":"3-D integration for energy efficient system design","author":"borkar","year":"2011","journal-title":"Proc 40th Des Autom Conf"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2008.5388561"},{"key":"ref2","author":"xie","year":"2009","journal-title":"3-D ICs EDA Design and Architecture"},{"key":"ref9","first-page":"31.2.1","article-title":"Thermal analysis of heterogeneous 3-D ICs with various integration scenarios","author":"chiang","year":"2001","journal-title":"Proc Int Electron Devices Meeting"},{"key":"ref1","first-page":"20","article-title":"An SOI-Based 3-D integrated circuit technology","author":"burns","year":"2000","journal-title":"Proc IEEE Int Silicon-on-Insulator Conf"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466143"},{"key":"ref45","first-page":"1","article-title":"3-D integration technology basics and its impact on design","author":"badaroglu","year":"2010","journal-title":"Proc Workshop Technology-Architecture Interaction Held Conjunction ISCA"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.870069"},{"key":"ref21","first-page":"164","article-title":"Thermal via placement in 3-D ICs","author":"goplen","year":"2005","journal-title":"Proc Int Symp Phys Des"},{"key":"ref42","first-page":"1289","article-title":"Profile-guided microarchitectural floorplaning for deep submicron processor design","author":"ekpanyapong","year":"2006","journal-title":"Proc Design Autom Conf"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"626","DOI":"10.1145\/1278480.1278637","article-title":"placement of 3d ics with thermal and interlayer via considerations","author":"goplen","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref41","first-page":"727","article-title":"Full chip thermal analysis of planar (2-D) and vertically integrated (3-D) high performance ICs","author":"im","year":"2000","journal-title":"Proc Int Electron Devices Meeting"},{"key":"ref23","first-page":"309","article-title":"Temperature-aware routing in 3-D ICs","author":"zhang","year":"2006","journal-title":"Proc Asia South Pacific Des Autom Conf"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796763"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382591"},{"key":"ref43","first-page":"579","article-title":"Microarchitecture-aware floorplanning using a statistical design of experiments approach","author":"nookala","year":"2005","journal-title":"Proc Design Autom Conf"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/775839.775843"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6582559\/06582598.pdf?arnumber=6582598","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:40:27Z","timestamp":1638218427000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6582598\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":45,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2013.2261120","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,9]]}}}