{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,28]],"date-time":"2026-10-28T20:50:13Z","timestamp":1793220613602,"version":"4.5.0"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2013,10,1]],"date-time":"2013-10-01T00:00:00Z","timestamp":1380585600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/tcad.2013.2263037","type":"journal-article","created":{"date-parts":[[2013,9,16]],"date-time":"2013-09-16T14:02:04Z","timestamp":1379340124000},"page":"1595-1608","source":"Crossref","is-referenced-by-count":67,"title":["Recomputing with Permuted Operands: A Concurrent Error Detection Approach"],"prefix":"10.1109","volume":"32","author":[{"given":"Xiaofei","family":"Guo","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ramesh","family":"Karri","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","author":"gauravaram","year":"2011","journal-title":"Gr\ufffdstl-A SHA-3"},{"key":"ref38","year":"0","journal-title":"Boost C++ libraries"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804378"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.90"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"139","DOI":"10.1016\/j.sysarc.2006.09.007","article-title":"Robust codes and robust, fault-tolerant architectures of the advanced encryption standard","volume":"53","author":"kulikowski","year":"2007","journal-title":"J Syst Architecture"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311880"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.1015"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/11506447_11"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2010.5513109"},{"key":"ref34","first-page":"100","article-title":"High-performance concurrent error detection scheme for AES hardware","author":"satoh","year":"2008","journal-title":"Proc CHES"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/EDCC-7.2008.11"},{"key":"ref40","first-page":"239","article-title":"A compact rijndael hardware architecture with S-box optimization","author":"satoh","year":"2001","journal-title":"Proc ASIACRYPT"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/NTMS.2008.ECP.45"},{"key":"ref12","first-page":"421","article-title":"An improved fault based attack of the advanced encryption standard","author":"mukhopadhyay","year":"2009","journal-title":"Proc AFRICACRYPT"},{"key":"ref13","first-page":"224","article-title":"Differential fault analysis of the advanced encryption standard using a single fault","author":"tunstall","year":"2011","journal-title":"Proc WISTP"},{"key":"ref14","first-page":"27","article-title":"DFA on AES","author":"giraud","year":"2005","journal-title":"Proc AES"},{"key":"ref15","author":"dusart","year":"2003","journal-title":"Differential Fault Analysis on AES"},{"key":"ref16","first-page":"182","article-title":"When clocks fail: On critical paths and clock faults","author":"agoyan","year":"2010","journal-title":"Proc CARDIS"},{"key":"ref17","first-page":"48","article-title":"Exploring the feasibility of low cost fault injection attacks on sub-threshold devices through an example of a 65 nm AES implementation","author":"barenghi","year":"2011","journal-title":"Proc Workshop RFID Security Privacy"},{"key":"ref18","first-page":"91","article-title":"A generalized method of differential fault attack against AES cryptosystem","author":"moradi","year":"2006","journal-title":"Proc CHES"},{"key":"ref19","first-page":"44","article-title":"Differential fault analysis on Gr\ufffdstl","author":"fischer","year":"2012","journal-title":"Proc FDTC"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.33"},{"key":"ref4","year":"0","journal-title":"SHA-3 First Round Candidates"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2031651"},{"key":"ref3","author":"biryukov","year":"2005","journal-title":"ECRYPT Stream Cipher Project Report 2005\/013"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"ref29","first-page":"325","article-title":"Reliable hardware architectures for the third-round SHA-3 finalist Gr\ufffdstl benchmarked on FPGA platform","author":"mozaffari-kermani","year":"2011","journal-title":"Proc DFT"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.37"},{"key":"ref8","doi-asserted-by":"crossref","DOI":"10.1201\/9781439863961","author":"siewiorek","year":"1998","journal-title":"Reliable Computer Systems Design and Evaluation"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.22"},{"key":"ref2","year":"2001","journal-title":"Advanced Encryption Standard (AES)"},{"key":"ref9","first-page":"77","article-title":"A differential fault attack technique against SPN structures, with application to the AES and KHAZAD","author":"piret","year":"2003","journal-title":"Proc CHES"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1201\/9781439821916","author":"menezes","year":"1996","journal-title":"Handbook of Applied Cryptography"},{"key":"ref20","first-page":"85","article-title":"On the need of randomness in fault attack countermeasures?Application to AES","author":"lomne","year":"2012","journal-title":"Proc FDTC"},{"key":"ref22","first-page":"109","article-title":"A comparative cost\/security analysis of fault attack countermeasures","author":"malkin","year":"2005","journal-title":"Proc FDTC"},{"key":"ref21","year":"2001","journal-title":"Security requirements for cryptographic modules"},{"key":"ref42","first-page":"319","article-title":"Very compact FPGA implementation of the AES algorithm","volume":"2779","author":"chodowiec","year":"2003","journal-title":"Proc CHES"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-010-9083-9"},{"key":"ref41","first-page":"162","article-title":"JBitsTM implementations of the advanced encryption standard (Rijndael)","author":"mcmillan","year":"2001","journal-title":"Proc FPL"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.149"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387397"},{"key":"ref43","first-page":"427","article-title":"AES on FPGA from the fastest to the smallest","author":"good","year":"2005","journal-title":"Proc CHES"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1190590"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6600826\/06600917.pdf?arnumber=6600917","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T15:40:27Z","timestamp":1638200427000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6600917\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":43,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2013.2263037","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,10]]}}}