{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:53:09Z","timestamp":1761663189035},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2013,10,1]],"date-time":"2013-10-01T00:00:00Z","timestamp":1380585600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/tcad.2013.2267453","type":"journal-article","created":{"date-parts":[[2013,9,16]],"date-time":"2013-09-16T18:02:04Z","timestamp":1379354524000},"page":"1473-1483","source":"Crossref","is-referenced-by-count":9,"title":["Verification of Reconfigurable Binary Decision Diagram-Based Single-Electron Transistor Arrays"],"prefix":"10.1109","volume":"32","author":[{"given":"Yung-Chih","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chun-Yao","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ching-Yi","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1063\/1.2761837"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISDRS.2001.984596"},{"key":"ref12","first-page":"311","article-title":"Multigate modulation doped In0.7Ga0.3As quantum well FET for ultra low power digital logic","volume":"35","author":"liu","year":"2011","journal-title":"Trans Electro Chem Soc"},{"key":"ref13","first-page":"4.5.1","article-title":"Device circuit co-design using classical and nonclassical III-V multigate quantum-well FETs (MuQFETs)","author":"liu","year":"2011","journal-title":"Proc IEEE IEDM"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1063\/1.116747"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1126\/science.1061797"},{"key":"ref16","author":"rashinkar","year":"2000","journal-title":"System-On-A-Chip Verification Methodology and Techniques"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2010.1089"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1063\/1.3483618"},{"key":"ref19","first-page":"115","article-title":"On the complexity of derivation in propositional calculus","author":"tseitin","year":"1968","journal-title":"Studies in Constr Math and Math Logic"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024920"},{"key":"ref3","first-page":"534","article-title":"Verification of large synthesized designs","author":"brand","year":"1993","journal-title":"Proc Int Conf Computer-Aided Design"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.362"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2422094.2422099"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1007\/978-1-4757-2166-9_1","author":"devoret","year":"1992","journal-title":"Single Charge Tunneling"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2008.4585793"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/16.595938"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/S1386-9477(01)00193-X"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1063\/1.1569994"},{"key":"ref22","author":"yang","year":"1991","journal-title":"Logic Synthesis and Optimization Benchmarks Version 3 0"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.813909"},{"key":"ref24","year":"0"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1063\/1.121014"},{"key":"ref25","year":"0"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6600826\/06600827.pdf?arnumber=6600827","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:40:27Z","timestamp":1638218427000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6600827\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":25,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2013.2267453","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,10]]}}}