{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T15:38:00Z","timestamp":1781797080068,"version":"3.54.5"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2013,11,1]],"date-time":"2013-11-01T00:00:00Z","timestamp":1383264000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2013,11]]},"DOI":"10.1109\/tcad.2013.2270285","type":"journal-article","created":{"date-parts":[[2013,10,16]],"date-time":"2013-10-16T18:03:30Z","timestamp":1381946610000},"page":"1734-1747","source":"Crossref","is-referenced-by-count":39,"title":["Reliable 3-D Clock-Tree Synthesis Considering Nonlinear Capacitive TSV Model With Electrical\u2013Thermal\u2013Mechanical Coupling"],"prefix":"10.1109","volume":"32","author":[{"given":"Manoj P. D.","family":"Sai","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Hao Yu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Yang Shang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Chuan Seng Tan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Sung Kyu Lim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","year":"0","journal-title":"SPICE"},{"key":"ref32","year":"0","journal-title":"3D-IC steady state temperature simulator"},{"key":"ref31","year":"0","journal-title":"multicore system simulator"},{"key":"ref30","year":"0","journal-title":"SPEC 2000 CPU benchmark suits"},{"key":"ref34","year":"0","journal-title":"HotSpot"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837476"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2010.2099590"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2012.6262981"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IMPACT.2012.6420220"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2186822"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837296"},{"key":"ref16","first-page":"1468","article-title":"Contango: Integrated optimization of SoC clock networks","author":"lee","year":"2010","journal-title":"Proc Design Autom Test Eur Conf Exhib"},{"key":"ref17","first-page":"486","article-title":"Clock tree embedding for 3D ICs","author":"kim","year":"2010","journal-title":"Proc IEEE\/ACM Asia South Pacific Design Autom Conf"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1960397.1960407"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/82.204128"},{"key":"ref28","doi-asserted-by":"crossref","DOI":"10.1007\/978-0-387-74503-9","volume":"116","author":"luenberger","year":"2008","journal-title":"Linear and Nonlinear Programming"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4484003"},{"key":"ref27","year":"0","journal-title":"IBM clock tree benchmarks"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1148015.1148016"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306542"},{"key":"ref29","year":"0","journal-title":"COMSOL multiphysics simulation tool"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001297"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2010.5510311"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1529255.1529263"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055171"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2023992"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466143"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/43.205004"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560133"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/293625.293628"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2011.03.001"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1231996.1232036"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2012.04.004"},{"key":"ref25","first-page":"693","article-title":"Thermal-reliable 3D clock-tree synthesis considering nonlinear electrical-thermal-coupled TSV model","author":"shang","year":"2013","journal-title":"Proc Asia South Pacific Design Automat Conf"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6634535\/06634568.pdf?arnumber=6634568","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:40:27Z","timestamp":1638218427000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6634568\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,11]]},"references-count":34,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2013.2270285","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,11]]}}}