{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T07:23:13Z","timestamp":1649056993635},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2013,11,1]],"date-time":"2013-11-01T00:00:00Z","timestamp":1383264000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2013,11]]},"DOI":"10.1109\/tcad.2013.2272538","type":"journal-article","created":{"date-parts":[[2013,10,16]],"date-time":"2013-10-16T18:03:30Z","timestamp":1381946610000},"page":"1824-1828","source":"Crossref","is-referenced-by-count":5,"title":["A Metric for Test Set Characterization and Customization Toward Fault Diagnosis"],"prefix":"10.1109","volume":"32","author":[{"given":"Subhadip","family":"Kundu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sankhadeep","family":"Pal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Santanu","family":"Chattopadhyay","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Indranil","family":"Sengupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rohit","family":"Kapur","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","author":"lee","year":"1993","journal-title":"On the generation of test patterns for combinational circuits"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2012.110"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.105"},{"key":"ref13","year":"2006","journal-title":"Tetramax ATPG Guide"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.854624"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.782024"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/0165-6074(90)90276-F"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.34"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1990.136693"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699237"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923415"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998378"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-010-5142-2"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6634535\/06634573.pdf?arnumber=6634573","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:40:27Z","timestamp":1638218427000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6634573\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,11]]},"references-count":13,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2013.2272538","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,11]]}}}