{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,31]],"date-time":"2025-12-31T12:16:25Z","timestamp":1767183385135},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2013,11,1]],"date-time":"2013-11-01T00:00:00Z","timestamp":1383264000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2013,11]]},"DOI":"10.1109\/tcad.2013.2272540","type":"journal-article","created":{"date-parts":[[2013,10,16]],"date-time":"2013-10-16T18:03:30Z","timestamp":1381946610000},"page":"1722-1733","source":"Crossref","is-referenced-by-count":8,"title":["ECO Optimization Using Metal-Configurable Gate-Array Spare Cells"],"prefix":"10.1109","volume":"32","author":[{"family":"Hua-Yu Chang","sequence":"first","affiliation":[]},{"given":"Iris Hui-Ru","family":"Jiang","sequence":"additional","affiliation":[]},{"family":"Yao-Wen Chang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","year":"0"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024757"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2209117"},{"key":"ref12","first-page":"511","article-title":"ECO timing optimization with negotiation-based re-routing and logic re-structuring using spare cells","author":"wei","year":"2012","journal-title":"Proc ASP-DAC"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228505"},{"key":"ref14","article-title":"Important ECOs implementation using gate-array-like mask configurable cells","author":"petit","year":"2011","journal-title":"Proc Cadence CDNLive! EMEA User Conf"},{"key":"ref15","year":"0","journal-title":"Cell Library ECO Kit and High Performance TSMC 40 nm G"},{"key":"ref16","year":"2011","journal-title":"Base cell for engineering change order (ECO) implementation"},{"key":"ref17","year":"2006","journal-title":"Method for Reducing Layer Revision in an Engineering Change Order"},{"key":"ref18","year":"2010","journal-title":"Spare gate array cell distribution analysis"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981088"},{"key":"ref28","first-page":"383","article-title":"Match and replace?A functional ECO engine for multi-error circuit rectification","author":"huang","year":"2011","journal-title":"Proc ICCAD"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"1723","DOI":"10.1109\/TCAD.2012.2201480","article-title":"TRECO: Dynamic technology remapping for timing engineering change orders","volume":"31","author":"ho","year":"2012","journal-title":"IEEE Trans Computer-Aided Design Integr Circuits Syst"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024758"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653648"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751930"},{"key":"ref29","year":"2012","journal-title":"ABC A System for Sequential Synthesis and Verification"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"456","DOI":"10.1109\/TCAD.2009.2013537","article-title":"Spare cells with constant insertion for engineering change","volume":"28","author":"kuo","year":"2009","journal-title":"IEEE Trans Computer-Aided Design Integr Circuits Syst"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722218"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2104377"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2043573"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2040011"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1117\/1.1668275"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630017"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907068"},{"key":"ref21","year":"0","journal-title":"Liberty The EDA Library Modeling Standard"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105309"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/602259.602266"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654265"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687546"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6634535\/06634578.pdf?arnumber=6634578","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:40:28Z","timestamp":1638218428000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6634578\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,11]]},"references-count":30,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2013.2272540","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,11]]}}}