{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,19]],"date-time":"2026-09-19T12:00:35Z","timestamp":1789819235071,"version":"4.0.1"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2013,12,1]],"date-time":"2013-12-01T00:00:00Z","timestamp":1385856000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/tcad.2013.2273986","type":"journal-article","created":{"date-parts":[[2013,11,19]],"date-time":"2013-11-19T19:01:22Z","timestamp":1384887682000},"page":"1892-1905","source":"Crossref","is-referenced-by-count":41,"title":["Ultrahigh Density Logic Designs Using Monolithic 3-D Integration"],"prefix":"10.1109","volume":"32","author":[{"given":"Young-Joon","family":"Lee","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sung Kyu","family":"Lim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"Timing analysis and optimization for 3-D stacked multicore microprocessors","author":"lee","year":"2010","journal-title":"Proc IEEE Int Conf 3-D Syst Integr"},{"key":"ref11","first-page":"76","article-title":"CMOS transistor processing compatible with monolithic 3-D integration","author":"rajendran","year":"2005","journal-title":"Proc VLSI Multi Level Interconnect Conf"},{"key":"ref12","first-page":"228","article-title":"The revolutionary and truly 3-dimensional <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$25F^{2}$<\/tex><\/formula> SRAM technology with the smallest <formula formulatype=\"inline\"><tex Notation=\"TeX\">$S^{3}$<\/tex> <\/formula> (stacked single-crystal Si) cell 0.16 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\rm m}^{2}$<\/tex><\/formula>, and SSTFT (stacked single-crystal thin film transistor) for ultrahigh density SRAM","author":"jung","year":"2004","journal-title":"Proc Symp VLSI Technol"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2010.5751441"},{"key":"ref14","first-page":"219","article-title":"World's first monolithic 3D-FPGA with TFT SRAM over 90 nm 9 layer Cu CMOS","author":"naito","year":"2010","journal-title":"Proc Symp VLSI Technol"},{"key":"ref15","year":"2008","journal-title":"Nangate 45 nm Open Cell Library"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2034508"},{"key":"ref18","first-page":"1","article-title":"Slew-aware buffer insertion for through-silicon-via-based 3-D ICs","author":"lee","year":"2012","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424352"},{"key":"ref3","first-page":"138","article-title":"TSV process optimization for reduced device impact on 28 nm CMOS","author":"yu","year":"2011","journal-title":"Proc Symp VLSI Technol"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722210"},{"key":"ref5","first-page":"539","article-title":"Ultrahigh density logic designs using transistor-level monolithic 3-D integration","author":"lee","year":"2012","journal-title":"Proc IEEE Int Conf Comput -Aided Design"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1149\/1.2982853"},{"key":"ref7","first-page":"531","article-title":"A design tradeoff study with monolithic 3-D integration","author":"liu","year":"2012","journal-title":"Proc IEEE Int Symp Quality Electron Des"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609348"},{"key":"ref9","first-page":"387","article-title":"Through-silicon-via management during 3-D physical design: When to add and how many?","author":"pathak","year":"2010","journal-title":"Proc IEEE Int Conf Comput -Aided Design"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"674","DOI":"10.1145\/1687399.1687524","article-title":"A study of through-silicon-via impact on the 3-D stacked IC layout","author":"kim","year":"2009","journal-title":"Proc IEEE Int Conf Comput -Aided Design"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6663223\/06663239.pdf?arnumber=6663239","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T19:45:39Z","timestamp":1716147939000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6663239\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":18,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2013.2273986","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,12]]}}}