{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T07:47:16Z","timestamp":1767772036885},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2013,12,1]],"date-time":"2013-12-01T00:00:00Z","timestamp":1385856000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/tcad.2013.2276399","type":"journal-article","created":{"date-parts":[[2013,11,19]],"date-time":"2013-11-19T19:01:22Z","timestamp":1384887682000},"page":"1906-1919","source":"Crossref","is-referenced-by-count":50,"title":["Virtual Channels and Multiple Physical Networks: Two Alternatives to Improve NoC Performance"],"prefix":"10.1109","volume":"32","author":[{"given":"Young Jin","family":"Yoon","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nicola","family":"Concer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michele","family":"Petracca","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca P.","family":"Carloni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","author":"thoziyoor","year":"2008","journal-title":"CACTI 5 1"},{"key":"ref38","first-page":"33","article-title":"GARNET: A detailed on-chip network model inside a full-system simulator","author":"peh","year":"2009","journal-title":"Proc ISPASS"},{"key":"ref33","doi-asserted-by":"crossref","DOI":"10.1201\/9781420044720","author":"coppola","year":"2008","journal-title":"Design of Cost-Efficient Interconnect Processing Units Spidergon STNoC"},{"key":"ref32","year":"0","journal-title":"OMNeT++ Discrete Event Simulation System"},{"key":"ref31","year":"0","journal-title":"Nocem"},{"key":"ref30","year":"0","journal-title":"Netmaker"},{"key":"ref37","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","article-title":"Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset","volume":"33","author":"martin","year":"2005","journal-title":"ACM SIGARCH Comp Arch News (CAN)"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"ref35","first-page":"67","article-title":"In-network snoop ordering (INSO): Snoopy coherence on unordered interconnects","author":"peh","year":"2009","journal-title":"Proc IEEE Int Symp HPCA"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.169"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"key":"ref40","author":"jacob","year":"2007","journal-title":"Memory Systems Cache DRAM Disk"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2003.1189584"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837315"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/40.988687"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268999"},{"key":"ref18","first-page":"333","article-title":"ViChaR: A dynamic virtual channel regulator for network-on-chip routers","author":"nicopoulos","year":"2006","journal-title":"Proc IEEE\/ACM Int Symp MICRO"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391630"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654112"},{"key":"ref4","author":"dally","year":"2004","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref27","author":"peh","year":"2001","journal-title":"Flow Control and Micro-Architectural Mechanisms for Extending the Performance of Interconnection Networks"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090857"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798251"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1284480.1284515"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378780"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071477"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090858"},{"key":"ref9","author":"micheli","year":"2006","journal-title":"Networks on Chips Technology and Tools (Systems on Silicon)"},{"key":"ref1","first-page":"264","article-title":"A fully integrated multi-CPU, GPU and memory controller 32 nm processor","author":"yuffe","year":"2011","journal-title":"Proc Int Solid State Circuits Conf"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.44"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071443"},{"key":"ref45","first-page":"1","article-title":"ReliNoC: A reliable network for priority-based on-chip communication","author":"kakoee","year":"2011","journal-title":"Proc Conf DATE"},{"key":"ref22","first-page":"231","article-title":"Energy-optimized on-chip networks using reconfigurable shortcut paths","author":"teimouri","year":"2011","journal-title":"Proc Arch Comput Syst"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183430"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882474"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.15"},{"key":"ref41","author":"duato","year":"2003","journal-title":"Interconnection Networks An Engineering Approach"},{"key":"ref23","first-page":"20","article-title":"Exploiting wiring resources on interconnection network: Increasing path diversity","author":"gomez","year":"2008","journal-title":"Proc Workshop Parallel Distrib Network-Based Process"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2006.9"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.25"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/1645213.1645219"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/CCE.2006.350796"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6663223\/06663237.pdf?arnumber=6663237","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,6]],"date-time":"2023-07-06T23:47:31Z","timestamp":1688687251000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6663237\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":46,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2013.2276399","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,12]]}}}