{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,29]],"date-time":"2024-06-29T06:31:54Z","timestamp":1719642714637},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2014,1]]},"DOI":"10.1109\/tcad.2013.2279516","type":"journal-article","created":{"date-parts":[[2014,1,3]],"date-time":"2014-01-03T18:53:48Z","timestamp":1388775228000},"page":"101-112","source":"Crossref","is-referenced-by-count":17,"title":["Algorithms for Maze Routing With Exact Matching Constraints"],"prefix":"10.1109","volume":"33","author":[{"given":"Muhammet Mustafa","family":"Ozdal","sequence":"first","affiliation":[]},{"given":"Renato Fernandes","family":"Hentschke","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.853685"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"2784","DOI":"10.1109\/TCAD.2006.882584","article-title":"A length-matching routing algorithm for high-performance printed circuit boards","volume":"25","author":"ozdal","year":"2006","journal-title":"IEEE Trans Comput Aided Design"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1124713.1124726"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2013991"},{"key":"ref14","first-page":"499","article-title":"BSG-Route: A length-matching router for general topology","author":"yan","year":"2008","journal-title":"Proc ICCAD"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1996.510537"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770700"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279339"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2007.373200"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687442"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1231996.1232029"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.75012"},{"key":"ref1","first-page":"657","article-title":"A 65 nm logic technology featuring 35 nm gate length, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and 0.57 <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm um}^{2}$<\/tex><\/formula> SRAM cell","author":"bai","year":"2004","journal-title":"Proc IEDM"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429409"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6685848\/06685898.pdf?arnumber=6685898","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:40:28Z","timestamp":1638218428000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6685898\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,1]]},"references-count":14,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2013.2279516","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,1]]}}}