{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T20:02:46Z","timestamp":1649102566426},"reference-count":51,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2014,2,1]],"date-time":"2014-02-01T00:00:00Z","timestamp":1391212800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1109\/tcad.2013.2287179","type":"journal-article","created":{"date-parts":[[2014,1,24]],"date-time":"2014-01-24T20:13:52Z","timestamp":1390594432000},"page":"210-223","source":"Crossref","is-referenced-by-count":5,"title":["Statistical Transistor-Level Timing Analysis Using a Direct Random Differential Equation Solver"],"prefix":"10.1109","volume":"33","author":[{"given":"Qin","family":"Tang","sequence":"first","affiliation":[]},{"given":"Javier","family":"Rodriguez","sequence":"additional","affiliation":[]},{"given":"Amir","family":"Zjajo","sequence":"additional","affiliation":[]},{"given":"Michel","family":"Berkelaar","sequence":"additional","affiliation":[]},{"given":"Nick","family":"van der Meijs","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450412"},{"key":"ref38","first-page":"806","article-title":"Parameterized interconnect order reduction with explicit-and-implicit multi-parameter moment matching for inter\/intra-die variations","author":"li","year":"2005","journal-title":"Proc IEEE ICCAD"},{"key":"ref33","first-page":"1","article-title":"Transistor level waveform evaluation for timing analysis","author":"tang","year":"2010","journal-title":"Proc VARI"},{"key":"ref32","first-page":"917","article-title":"Transistor-level gate model based statistical timing analysis considering correlations","author":"tang","year":"2012","journal-title":"Proc IEEE DATE"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2011.5783205"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837473"},{"key":"ref37","first-page":"32","article-title":"Fast statistical analysis of RC nets subject to manufacturing variabilities","author":"bi","year":"2011","journal-title":"Proc IEEE DATE"},{"key":"ref36","doi-asserted-by":"crossref","first-page":"244","DOI":"10.1145\/1278480.1278540","article-title":"fast second-order statistical static timing analysis using parameter dimension reduction","author":"zhuo feng","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.1999.790387"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1016\/S0893-6080(00)00026-5"},{"key":"ref28","first-page":"312","article-title":"Transistor-level static timing analysis by piecewise quadratic waveform matching","author":"wang","year":"2003","journal-title":"Proc IEEE DATE"},{"key":"ref27","first-page":"625","article-title":"WTA-waveform-based timing analysis for deep-micro circuits","author":"mcmurchie","year":"2002","journal-title":"Proc IEEE ICCAD"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391588"},{"key":"ref2","first-page":"652","article-title":"Statistical static timing analog: How simple can we get?","author":"amin","year":"2005","journal-title":"Proc DAC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2001.915268"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484737"},{"key":"ref22","author":"dartu","year":"1997","journal-title":"Gate and Transistor Level Waveform Calculation for Timing Analysis"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1995.528802"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2000.838937"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896496"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/43.998631"},{"key":"ref25","author":"acar","year":"2001","journal-title":"Linear-centric simulation approach for timing analysis"},{"key":"ref50","author":"zheng","year":"2012","journal-title":"Implementing and evaluating a simplified transistor model for timing analysis of integrated circuits"},{"key":"ref51","first-page":"131","article-title":"Direct statistical simulation of timing properties in sequential circuits","author":"rodriguez","year":"2012","journal-title":"Proc PATMOS"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.927671"},{"key":"ref11","first-page":"337","article-title":"A fast and accurate technique to optimize characterization tables for logic sythesis","author":"croix","year":"1997","journal-title":"Proc DAC"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2043570"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391526"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146975"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/BMAS.2006.283464"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.84"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775933"},{"key":"ref17","first-page":"247","article-title":"A multi-port current source model for multiple-input switching effects in CMOS library cells","author":"amin","year":"2006","journal-title":"Proc IEEE DAC"},{"key":"ref18","first-page":"678","article-title":"A nonlinear cell macromodel for digital applications","author":"kashyap","year":"2007","journal-title":"Proc IEEE ICCAD"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391589"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1998.646657"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2003.1195028"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2009.5275076"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.226"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722192"},{"key":"ref7","first-page":"499","article-title":"Graph partition based path selection for testing of small delay defects","author":"he","year":"2010","journal-title":"Proc ASPDAC"},{"key":"ref49","author":"lu","year":"2004","journal-title":"Layout and Parasitic Information for Iscas Circuits"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1109\/TCAD.2010.2072670","article-title":"Bound-based statistically-critical path extraction under process variations","volume":"30","author":"lin","year":"2011","journal-title":"IEEE Trans Computer-Aided Design Integ Circuits Syst"},{"key":"ref46","author":"peyton","year":"1993","journal-title":"Probability Random Variables and Random Signal Principles"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1002\/9780470561218"},{"key":"ref48","year":"2009","journal-title":"Nangate 45 nm Open Cell Library"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1002\/cta.606"},{"key":"ref42","doi-asserted-by":"crossref","first-page":"2170","DOI":"10.1109\/TCAD.2005.862751","article-title":"First-order incremental block-based statistical timing analysis","volume":"25","author":"ravindran","year":"2006","journal-title":"IEEE Trans Computer-Aided Design Integr Circuits Syst"},{"key":"ref41","author":"soong","year":"1973","journal-title":"Random Diffrential Equations in Science and Engineering"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.842869"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.862734"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6714471\/06714512.pdf?arnumber=6714512","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:31:32Z","timestamp":1642005092000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6714512\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":51,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2013.2287179","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,2]]}}}