{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T19:27:00Z","timestamp":1777490820809,"version":"3.51.4"},"reference-count":58,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2014,1]]},"DOI":"10.1109\/tcad.2013.2289874","type":"journal-article","created":{"date-parts":[[2014,1,3]],"date-time":"2014-01-03T18:53:48Z","timestamp":1388775228000},"page":"8-23","source":"Crossref","is-referenced-by-count":47,"title":["Cross-Layer Modeling and Simulation of Circuit Reliability"],"prefix":"10.1109","volume":"33","author":[{"given":"Yu","family":"Cao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jyothi","family":"Velamala","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ketul","family":"Sutaria","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mike Shuo-Wei","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jonathan","family":"Ahlbin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ivan Sanchez","family":"Esqueda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Bajura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Fritze","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","first-page":"2","article-title":"NBTI lifetime prediction in SiON p-MOSFETs by <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm H}\/{\\rm H}_{2}$<\/tex><\/formula> Reaction-Diffusion (RD) and dispersive hole trapping model","author":"deora","year":"2010","journal-title":"Proc Int Rel Phys Symp"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2281986"},{"key":"ref33","year":"2006","journal-title":"User's Manual"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891714"},{"key":"ref31","first-page":"448","article-title":"Analysis of NBTI degradation- and recovery-behavior based on ultra fast <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm V}_{\\rm T}$<\/tex> <\/formula>-measurements","author":"reisinger","year":"2006","journal-title":"Proc Int Rel Phys Symp"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2157828"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2003.1197745"},{"key":"ref36","first-page":"1047","article-title":"Modeling and minimization of pMOS NBTI effect for robust nanometer design","author":"vattikonda","year":"2006","journal-title":"Proc Design Autom Conf"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/IRWS.2007.4469214"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2011.6044214"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2012.6241795"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2164543"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703293"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0433"},{"key":"ref1","year":"2010","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2006.876572"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1063\/1.323909"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2135470"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2004.03.019"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1063\/1.1567461"},{"key":"ref26","first-page":"40","article-title":"Hole trapping effect on methodology for DC and AC negative bias temperature instability measurements in pMOS transistors","author":"huard","year":"2004","journal-title":"Proc Int Rel Phys Symp"},{"key":"ref25","first-page":"493","article-title":"An analytical model for negative bias temperature instability (NBTI)","author":"kumar","year":"2006","journal-title":"Proc Int Conf Comput Aided Design"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2005.852523"},{"key":"ref51","doi-asserted-by":"crossref","first-page":"417","DOI":"10.1007\/s10766-009-0104-y","article-title":"New-Age: A NBTI-estimation framework for microarchitectural components","volume":"37","author":"krishnan","year":"2009","journal-title":"Int J Parallel Program"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.859570"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105364"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"ref54","year":"2011","journal-title":"Open Cell Library"},{"key":"ref53","year":"2013","journal-title":"PrimeTime Suite"},{"key":"ref52","first-page":"3a.1.1","article-title":"Workload dependent NBTI and PBTI analysis for a sub-45 nm commercial microprocessor","author":"mintarno","year":"2013","journal-title":"Proc Int Conf Comput Aided Design"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2007.911380"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2009.5173221"},{"key":"ref11","first-page":"131","article-title":"45 nm transistor reliability","volume":"12","author":"hicks","year":"2008","journal-title":"Intel Technol J"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2007.910130"},{"key":"ref13","year":"2003","journal-title":"Reliability Simulation in Integrated Circuit Design"},{"key":"ref14","year":"2011","journal-title":"MOS Device Aging Analysis with HSPICE and CustomSim"},{"key":"ref15","first-page":"58","article-title":"Reliability simulation based on Verilog-A","author":"kole","year":"2007","journal-title":"Proc Int Behavioral Modeling and Simulation Conf"},{"key":"ref16","year":"2005","journal-title":"Eldo User's Manual"},{"key":"ref17","article-title":"Reliability simulation and modeling","author":"selim","year":"2010","journal-title":"Proc IEEE MOS-AK\/GSA Workshop"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.121544"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/43.256927"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2011.06.059"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2013.6531945"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2007.911072"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.107"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280815"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds:20070225"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.41"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2002.996644"},{"key":"ref45","author":"sutaria","year":"0","journal-title":"Bias Temperature Instability"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2010.5488755"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008810"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2010.5488857"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2015160"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.21"},{"key":"ref43","doi-asserted-by":"crossref","first-page":"375","DOI":"10.1109\/T-ED.1985.21952","article-title":"Hot-electron-induced MOSFET degradation: Model, monitor, and improvement","volume":"32","author":"hu","year":"1985","journal-title":"IEEE Trans Electron Devices"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6685848\/06685855.pdf?arnumber=6685855","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:40:29Z","timestamp":1638218429000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6685855\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,1]]},"references-count":58,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2013.2289874","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,1]]}}}