{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T21:03:10Z","timestamp":1744232590006},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2014,4,1]],"date-time":"2014-04-01T00:00:00Z","timestamp":1396310400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/tcad.2013.2293881","type":"journal-article","created":{"date-parts":[[2014,3,17]],"date-time":"2014-03-17T18:01:49Z","timestamp":1395079309000},"page":"507-518","source":"Crossref","is-referenced-by-count":15,"title":["Multibit Retention Registers for Power Gated Designs: Concept, Design, and Deployment"],"prefix":"10.1109","volume":"33","author":[{"given":"Yu-Guang","family":"Chen","sequence":"first","affiliation":[]},{"given":"Hui","family":"Geng","sequence":"additional","affiliation":[]},{"given":"Kuan-Yu","family":"Lai","sequence":"additional","affiliation":[]},{"given":"Yiyu","family":"Shi","sequence":"additional","affiliation":[]},{"given":"Shih-Chieh","family":"Chang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.894414"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"295","DOI":"10.1109\/43.833199","article-title":"On computing the minimum feedback vertex set of a directed graph by contraction operations","volume":"19","author":"lin","year":"2000","journal-title":"IEEE Trans Comput Aided Design Integr Circuits Syst"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2165716"},{"key":"ref13","first-page":"161","article-title":"The ISPD <formula formulatype=\"inline\"><tex Notation=\"TeX\">${-}{2012}$<\/tex><\/formula> discrete cell sizing contest and benchmark suite","author":"ozdal","year":"2012","journal-title":"Proc ACM Int Symp Phys Design"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1992.270312"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2009.5423812"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751857"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2190535"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2177460"},{"key":"ref19","first-page":"69","article-title":"Scan based methodology for reliable state retention power gating design","author":"yang","year":"2010","journal-title":"Proc DATE"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090927"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1393921.1393936"},{"key":"ref6","first-page":"559","article-title":"Benefits and costs of power-gating technique","author":"jiang","year":"2005","journal-title":"Proc IEEE Int Conf Comput Design VLSI Comput Process"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1329362"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASQED.2010.5548162"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2177459"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"309","DOI":"10.1145\/2429384.2429448","article-title":"Efficient multiple-bit retention register assignment for power gated design: Concept and algorithms","author":"chen","year":"2012","journal-title":"Proc ICCAD"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"77","DOI":"10.1145\/196244.196283","article-title":"implicit computation of minimum-cost feedback-vertex sets for partial scan and other applications","author":"ashar","year":"1994","journal-title":"31st Design Automation Conference"},{"key":"ref9","author":"keating","year":"2007","journal-title":"Low Power Methodology Manual For System-on-Chip Design"},{"key":"ref20","year":"2013"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6774487\/06774551.pdf?arnumber=6774551","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:31:33Z","timestamp":1642005093000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6774551\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":20,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2013.2293881","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,4]]}}}