{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,3]],"date-time":"2026-07-03T09:04:45Z","timestamp":1783069485427,"version":"3.54.6"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2014,4,1]],"date-time":"2014-04-01T00:00:00Z","timestamp":1396310400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"MOST of China project","award":["2011DFA60290"],"award-info":[{"award-number":["2011DFA60290"]}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"crossref","award":["61176022"],"award-info":[{"award-number":["61176022"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/tcad.2014.2301676","type":"journal-article","created":{"date-parts":[[2014,3,17]],"date-time":"2014-03-17T18:01:49Z","timestamp":1395079309000},"page":"571-584","source":"Crossref","is-referenced-by-count":12,"title":["Mixed-Crossing-Avoided Escape Routing of Mixed-Pattern Signals on Staggered-Pin-Array PCBs"],"prefix":"10.1109","volume":"33","author":[{"family":"Kan Wang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Sheqin Dong","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Huaxi Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Qian Chen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Tao Lin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","first-page":"668","article-title":"Interchangeable pin routing with application to package layout","author":"yu","year":"1996","journal-title":"Proc ICCAD"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509594"},{"key":"ref12","first-page":"193","article-title":"Network flow modeling for escape routing on staggered pin arrays","author":"wu","year":"2013","journal-title":"Proc ASPDAC"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2451916.2451941"},{"key":"ref14","author":"garey","year":"1979","journal-title":"A Guide to the Theory of NPCompleteness"},{"key":"ref15","first-page":"184","article-title":"On the complexity of timetable multi-commodity flow problems","author":"even","year":"1975","journal-title":"Proc SFCS"},{"key":"ref16","author":"vanderbei","year":"2007","journal-title":"Linear Programming Foundations and Extensions"},{"key":"ref17","year":"2013","journal-title":"Gurobi Optimizer"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654190"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105346"},{"key":"ref6","first-page":"139","article-title":"Escape routing of differential pairs considering length matching","author":"li","year":"2012","journal-title":"Proc ASP-DAC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654214"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.891364"},{"key":"ref7","first-page":"512","article-title":"Routing for chip-package-board co-design considering differential pairs","author":"fang","year":"2008","journal-title":"Proc ICCAD"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147162"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"332","DOI":"10.1145\/1629911.1630001","article-title":"a correct network flow model for escape routing","author":"tan yan","year":"2009","journal-title":"2009 46th ACM\/IEEE Design Automation Conference dac"},{"key":"ref9","first-page":"518","article-title":"Area-I\/O flip-chip routing for chip-package co-design","author":"fang","year":"2008","journal-title":"Proc ICCAD"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6774487\/06774561.pdf?arnumber=6774561","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:29:46Z","timestamp":1642004986000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6774561\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":17,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2014.2301676","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,4]]}}}