{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T11:48:30Z","timestamp":1763466510701,"version":"3.37.3"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Ministry of Education, Taiwan, under the NCKU Aim for the Top University Project Promoting Academic Excellence and Developing World Class Research Centers"},{"DOI":"10.13039\/501100001868","name":"National Science Council of Taiwan","doi-asserted-by":"crossref","award":["NSC 102-2220-E-006-004","NSC 102-2220-E-006-007","NSC 102-2220-E-194-006","NSC 102-2221-E-194-065-MY2","NSC 102-2221-E-006-287-MY3"],"award-info":[{"award-number":["NSC 102-2220-E-006-004","NSC 102-2220-E-006-007","NSC 102-2220-E-194-006","NSC 102-2221-E-194-065-MY2","NSC 102-2221-E-006-287-MY3"]}],"id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/tcad.2014.2305831","type":"journal-article","created":{"date-parts":[[2014,5,16]],"date-time":"2014-05-16T14:04:52Z","timestamp":1400249092000},"page":"879-892","source":"Crossref","is-referenced-by-count":22,"title":["Exploring Feasibilities of Symmetry Islands and Monotonic Current Paths in Slicing Trees for Analog Placement"],"prefix":"10.1109","volume":"33","author":[{"given":"Po-Hsun","family":"Wu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark Po-Hung","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tung-Chieh","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ching-Feng","family":"Yeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tsung-Yi","family":"Ho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bin-Da","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Design of Analog CMOS Integrated Circuits","year":"2001","author":"razavi","key":"ref39"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915030"},{"key":"ref33","first-page":"2785","article-title":"Using non-slicing topological representations for analog placement","volume":"e84 a","author":"balasa","year":"2001","journal-title":"IEICE T Fund Electr"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357984"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1206326"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.822132"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1986.1586075"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118462"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378437"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781325"},{"key":"ref10","first-page":"507","article-title":"A corner stitching compliant b*-tree representation and its applications to analog placement","author":"tsao","year":"0","journal-title":"Proc IEEE\/ACM Int Conf Comput Aided Design"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2064490"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/43.784129"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796506"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391484"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/EURDAC.1996.558235"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.18603"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/43.828556"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.742881"},{"key":"ref19","first-page":"512","article-title":"Heterogeneous B*-trees for analog placement with symmetry and regularity considerations","author":"chou","year":"0","journal-title":"Proc IEEE\/ACM Int Conf Comput Aided Design"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167578"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681591"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896443"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","article-title":"Optimization by simulated annealing","volume":"220","author":"kirkpatrick","year":"1983","journal-title":"Science"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105379"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2003.1195124"},{"key":"ref5","first-page":"499","article-title":"Efficient floorplan optimization","author":"otten","year":"0","journal-title":"Proc IEEE Int Conf Comput Design"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120900"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2041850"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"791","DOI":"10.1109\/TCAD.2009.2017433","article-title":"Analog placement based on symmetry-island formulation","volume":"28","author":"lin","year":"2009","journal-title":"IEEE Trans Comput Aided Design Integr Circuits Syst"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837348"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429516"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419878"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337545"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2097308"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2012.6339416"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/43.851988"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466541"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1997.582389"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6816010\/06816125.pdf?arnumber=6816125","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:54:13Z","timestamp":1641988453000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6816125\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":39,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2014.2305831","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2014,6]]}}}