{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,8]],"date-time":"2025-11-08T17:39:30Z","timestamp":1762623570446},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2014,7,1]],"date-time":"2014-07-01T00:00:00Z","timestamp":1404172800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2014,7]]},"DOI":"10.1109\/tcad.2014.2305835","type":"journal-article","created":{"date-parts":[[2014,6,19]],"date-time":"2014-06-19T19:21:23Z","timestamp":1403205683000},"page":"1056-1066","source":"Crossref","is-referenced-by-count":16,"title":["A Variability-Aware Adaptive Test Flow for Test Quality Improvement"],"prefix":"10.1109","volume":"33","author":[{"given":"Michihiro","family":"Shintani","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takumi","family":"Uezono","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tomoyuki","family":"Takahashi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kazumi","family":"Hatayama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takashi","family":"Aikyo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kazuya","family":"Masu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takashi","family":"Sato","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","volume":"94043","year":"2010","journal-title":"PrimeTime Fundamental User Guide version D-2010 06"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584088"},{"key":"ref33","first-page":"69","article-title":"Impact of layout on 90 nm CMOS process parameter fluctuations","author":"pang","year":"0","journal-title":"Proc Symp VLSI Circuits Dig Tech Papers"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2006.1614281"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2009.5357189"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796555"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509654"},{"key":"ref36","first-page":"518","article-title":"Determination of optimal polynomial regression function to decompose on-die systematic and random variations","author":"sato","year":"0","journal-title":"Proc IEEE\/ACM Asia South Pac Design Autom Conf"},{"key":"ref35","year":"2014","journal-title":"Nangate 45 nm Open Cell Library"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2011.5976878"},{"key":"ref10","first-page":"405","article-title":"Variation-aware performance verification using at-speed structural test and statistical timing","author":"iyengar","year":"0","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref40","volume":"94043","year":"2010","journal-title":"TetraMAX ATPG User Guide Version D-2010 06"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681642"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.50"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"97","DOI":"10.1109\/VTEST.2000.843832","article-title":"Path selection for delay testing of deep sub-micron devices using statistical performance sensitivity analysis","author":"liou","year":"0","journal-title":"Proc IEEE VLSI Test Symp"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796575"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699257"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630004"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-010-5146-y"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966714"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1583990"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469626"},{"key":"ref4","author":"gupta","year":"2008","journal-title":"The Handbook of Algorithms for VLSI Physical Design Automation"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2001.915268"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041749"},{"key":"ref6","year":"2011","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/43.511566"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/66.536115"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/19.963168"},{"key":"ref7","first-page":"342","article-title":"Model for delay faults based upon paths","author":"smith","year":"0","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref2","first-page":"331","article-title":"First-order incremental block-based statistical timing analysis","author":"visweswariah","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386957"},{"key":"ref1","author":"orshansly","year":"2007","journal-title":"Design for Manufacturability and Statistical Design"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139173"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484746"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139174"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355655"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012687"},{"key":"ref41","first-page":"694","article-title":"On delay fault testing in logic circuits","volume":"6","author":"lin","year":"1987","journal-title":"IEEE Trans Ind Electron"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.90"},{"key":"ref26","volume":"94043","year":"2010","journal-title":"PrimeTime SI User Guide Version D-2010 06"},{"key":"ref25","volume":"94043","year":"2010","journal-title":"Design Compiler User Guide Version D-2010 06"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6835125\/06835147.pdf?arnumber=6835147","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:57:25Z","timestamp":1642006645000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6835147\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,7]]},"references-count":42,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2014.2305835","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,7]]}}}