{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,16]],"date-time":"2026-05-16T11:40:01Z","timestamp":1778931601996,"version":"3.51.4"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2014,7,1]],"date-time":"2014-07-01T00:00:00Z","timestamp":1404172800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2014,7]]},"DOI":"10.1109\/tcad.2014.2307002","type":"journal-article","created":{"date-parts":[[2014,6,19]],"date-time":"2014-06-19T19:21:23Z","timestamp":1403205683000},"page":"1105-1109","source":"Crossref","is-referenced-by-count":85,"title":["Efficient and Concurrent Reliable Realization of the Secure Cryptographic SHA-3 Algorithm"],"prefix":"10.1109","volume":"33","member":"263","reference":[{"key":"ref30","year":"2014","journal-title":"Synopsys"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804378"},{"key":"ref11","first-page":"572","article-title":"Parity-based fault detection architecture of S-box for advanced encryption standard","author":"mozaffari-kermani","year":"0","journal-title":"Proc IEEE Int Symp Defect Fault-Tolerance VLSI Syst"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2012.2228144"},{"key":"ref13","article-title":"Reliable concurrent error detection architectures for extended Euclidean-based division over ${\\rm GF}(2^{m})$","author":"mozaffari-kermani","year":"0","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-009-5108-4"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2263037"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2006.879663"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893659"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/bxm023"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2009.4839503"},{"key":"ref28","year":"2014","journal-title":"Keccak Website"},{"key":"ref4","first-page":"1","article-title":"Fair and comprehensive performance evaluation of 14 second round SHA-3 ASIC implementations","author":"guo","year":"0","journal-title":"Proc Conf SHA-3 Candidate"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1992.224374"},{"key":"ref3","first-page":"1","article-title":"Uniform evaluation of hardware implementations of the round-two SHA-3 candidates","author":"tillich","year":"0","journal-title":"Proc Conf SHA-3 Candidate"},{"key":"ref6","first-page":"491","article-title":"Throughput vs. area trade-offs in high-speed architectures of five round 3 SHA-3 candidates implemented using Xilinx and Altera FPGAs","author":"homsirikamol","year":"0","journal-title":"Proc Workshop Cryptographic Hardware Embedded Syst"},{"key":"ref29","year":"2014","journal-title":"Taiwan Semiconductor Manufacturing Company"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2128353"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2012.2196010"},{"key":"ref7","first-page":"1","article-title":"Efficient hardware implementations and hardware performance evaluation of SHA-3 finalists","author":"latif","year":"0","journal-title":"Proc Conf SHA-3 Candidate"},{"key":"ref2","article-title":"The new SHA-3 software shootout","author":"bernstein","year":"2012","journal-title":"E-Print"},{"key":"ref9","first-page":"203","article-title":"Emerging frontiers in embedded security","author":"mozaffari-kermani","year":"0","journal-title":"Proc Conf VLSI Design"},{"key":"ref1","year":"2014","journal-title":"Keccak Hash Function"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-011-5237-4"},{"key":"ref22","first-page":"100","article-title":"High-performance concurrent error detection scheme for AES hardware","author":"satoh","year":"0","journal-title":"Proc Workshop Cryptographic Hardware Embedded Syst"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.33"},{"key":"ref24","first-page":"325","article-title":"Reliable hardware architectures for the third-round SHA-3 finalist Grøstl benchmarked on FPGA platform","author":"mozaffari-kermani","year":"0","journal-title":"Proc IEEE Int Conf Defect and Fault Tolerance in VLSI Systems"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.85"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855980"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.62"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6835125\/06835288.pdf?arnumber=6835288","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:57:25Z","timestamp":1642006645000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6835288\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,7]]},"references-count":30,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2014.2307002","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,7]]}}}