{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T11:14:31Z","timestamp":1764587671977},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2014,7,1]],"date-time":"2014-07-01T00:00:00Z","timestamp":1404172800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2014,7]]},"DOI":"10.1109\/tcad.2014.2313454","type":"journal-article","created":{"date-parts":[[2014,6,19]],"date-time":"2014-06-19T19:21:23Z","timestamp":1403205683000},"page":"975-988","source":"Crossref","is-referenced-by-count":24,"title":["Synthesis of Dual-Rail Adiabatic Logic for Low Power Security Applications"],"prefix":"10.1109","volume":"33","member":"263","reference":[{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/966747.966750"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2010.5603920"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488750"},{"key":"ref31","first-page":"1","article-title":"Power invariant secure-IC design methodology using reduced complementary dynamic and differential logic","author":"sundaresan","year":"0","journal-title":"Proc VLSI"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268856"},{"key":"ref37","first-page":"2397","article-title":"Using group theory in reversible computing","author":"van rentergem","year":"0","journal-title":"Proc IEEE CEC"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2006.40"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/FTFC.2013.6577751"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450467"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/0-387-23483-7_358"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488752"},{"key":"ref12","article-title":"Trends and challenges in high performance microprocessor design","author":"rusu","year":"2004","journal-title":"Intel"},{"key":"ref13","first-page":"216","article-title":"Common mistakes in adiabatic logic design and how to avoid them","author":"frank","year":"0","journal-title":"Proc Embedded Syst Appl"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/81.536746"},{"key":"ref15","first-page":"339","article-title":"Optimal design of a reversible full adder","author":"van rentergem","year":"0","journal-title":"Int J Unconventional Comput"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1002\/9783527633999"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.818324"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1142\/S0219477505002951"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1063\/1.3484959"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1631\/jzus.2007.A1553"},{"key":"ref4","author":"younis","year":"1994","journal-title":"Asymptotically Zero Energy Computing Using Split-level Charge Recovery Logic"},{"key":"ref27","first-page":"84","article-title":"Masking the energy behaviour of DES encryption","author":"saputra","year":"0","journal-title":"Proc DATE"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"632","DOI":"10.1007\/3-540-10003-2_104","article-title":"Reversible computing","volume":"85","author":"toffoli","year":"1980","journal-title":"Automata Languages and Programming"},{"key":"ref6","first-page":"470","article-title":"Forward body biased adiabatic logic for peak and average power reduction in 22 nm CMOS","author":"morrison","year":"0","journal-title":"Proc Int Conf VLSI Design"},{"key":"ref29","first-page":"67","article-title":"An ASIC implementation of the AES S-Boxes","author":"wolkerstorfer","year":"0","journal-title":"Proc"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1329406"},{"key":"ref8","year":"0","journal-title":"PTM 22 nm HSPICE Model"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/92.250190"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/BF01857727"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.40"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.176.0525"},{"key":"ref20","article-title":"Comment on 'Fundamental limits of energy dissipation in charge-based computing","volume":"98","author":"zhirnov","year":"2010","journal-title":"Appl Phys Lett"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2011.6144410"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1063\/1.3560059"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.499727"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2013.131"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.61"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2431211.2431220"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6835125\/06835293.pdf?arnumber=6835293","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:57:24Z","timestamp":1642006644000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6835293\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,7]]},"references-count":38,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2014.2313454","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,7]]}}}