{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T18:37:01Z","timestamp":1768070221359,"version":"3.49.0"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2014,8,1]],"date-time":"2014-08-01T00:00:00Z","timestamp":1406851200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2014,8]]},"DOI":"10.1109\/tcad.2014.2314307","type":"journal-article","created":{"date-parts":[[2014,7,15]],"date-time":"2014-07-15T18:24:19Z","timestamp":1405448659000},"page":"1219-1230","source":"Crossref","is-referenced-by-count":3,"title":["Utilizing ATE Vector Repeat With Linear Decompressor for Test Vector Compression"],"prefix":"10.1109","volume":"33","author":[{"family":"Joon-Sung Yang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jinkyu Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nur A.","family":"Touba","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","year":"0"},{"key":"ref31","year":"0"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.105"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2004.1299229"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1999.781060"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.935494"},{"key":"ref13","first-page":"326","article-title":"XMAX: X-tolerant architectures for maximal test compression","author":"mitra","year":"2003","journal-title":"Proc Int Conf Comput Des"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159776"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843829"},{"key":"ref16","first-page":"232","article-title":"Efficient seed utilization for reseeding based compression","author":"volkerink","year":"2003","journal-title":"Proc VLSI Test Symp"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1219116"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2006.261026"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966696"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/12.364534"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355555"},{"key":"ref27","article-title":"TSMC 0.18 $\\mu{\\rm m}$ Process 1.8-volt SAGE-X standard cell library databook","year":"2001"},{"key":"ref3","first-page":"120","article-title":"Generation of vector patterns through reseeding of multiple-polynomial liear feedback shift registers","author":"hellebrand","year":"1992","journal-title":"Proc Int Test Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041773"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1995.512670"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2126574"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826558"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990304"},{"key":"ref2","first-page":"237","article-title":"LFSR-coded test patterns for scan designs","author":"k\u00f6nemann","year":"1991","journal-title":"Proc Eur Test Conf"},{"key":"ref1","first-page":"2.3-1","article-title":"I\/O bandwidth bottleneck for test: Is it real?","author":"khoche","year":"2000","journal-title":"Proc Int Workshop Test Resource Partition"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966711"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.177"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271095"},{"key":"ref21","first-page":"983","article-title":"Techniques to reduce data volume and application time for transition test","author":"liu","year":"2002","journal-title":"Proc Int Test Conf"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/43.863645"},{"key":"ref23","first-page":"581","article-title":"Test data compression for IP embedded cores using selective encoding of scan slices","author":"wang","year":"2005","journal-title":"Proc Int Test Conf"},{"key":"ref26","author":"alleyne","year":"1994","journal-title":"Clustering of test cubes A procedure for the efficient encoding of complete test sets based on the intelligent reseeding of LFSRs"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"894","DOI":"10.1109\/TEST.2001.966712","article-title":"Two-dimensional test data compression for scan-based deterministic BIST","author":"liang","year":"2001","journal-title":"Proc Int Test Conf"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6856247\/06856294.pdf?arnumber=6856294","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:21:02Z","timestamp":1642004462000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6856294\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,8]]},"references-count":32,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2014.2314307","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,8]]}}}