{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,19]],"date-time":"2025-12-19T09:28:32Z","timestamp":1766136512169},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2014,9,1]],"date-time":"2014-09-01T00:00:00Z","timestamp":1409529600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/tcad.2014.2323203","type":"journal-article","created":{"date-parts":[[2014,8,18]],"date-time":"2014-08-18T19:43:31Z","timestamp":1408391011000},"page":"1356-1369","source":"Crossref","is-referenced-by-count":11,"title":["DArT: A Component-Based DRAM Area, Power, and Timing Modeling Tool"],"prefix":"10.1109","volume":"33","author":[{"given":"Hsiu-Chuan","family":"Shih","sequence":"first","affiliation":[]},{"given":"Pei-Wen","family":"Luo","sequence":"additional","affiliation":[]},{"given":"Jen-Chieh","family":"Yeh","sequence":"additional","affiliation":[]},{"given":"Shu-Yen","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Ding-Ming","family":"Kwai","sequence":"additional","affiliation":[]},{"given":"Shih-Lien","family":"Lu","sequence":"additional","affiliation":[]},{"given":"Andre","family":"Schaefer","sequence":"additional","affiliation":[]},{"given":"Cheng-Wen","family":"Wu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2235125"},{"key":"ref11","first-page":"137","article-title":"Processor and DRAM integration by TSV-based 3-D stacking for power-aware SOCs","author":"chen","year":"2013","journal-title":"Proc ASP-DAC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.105"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815978"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815983"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.16"},{"key":"ref17","author":"weste","year":"2004","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective"},{"key":"ref18","first-page":"33","article-title":"CACTI-3DD: Architecture-level modeling for 3D die-stacked DRAM main memory","author":"chen","year":"2012","journal-title":"Proc DATE"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.061"},{"key":"ref4","first-page":"1","article-title":"Exploring energy-efficient DRAM array organizations","author":"seongil","year":"2011","journal-title":"Proc IEEE MWSCAS"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237032"},{"key":"ref6","year":"0"},{"key":"ref5","first-page":"496","article-title":"A 1.2V 12.8GB\/s 2Gb mobile wide-I\/O DRAM with $4\\times 128$ I\/Os using TSV-based stacking","author":"kim","year":"2011","journal-title":"Proc IEEE ISSCC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242474"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2011.6026682"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429437"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654102"},{"key":"ref9","year":"0"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.42"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488762"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.962294"},{"key":"ref23","first-page":"615","article-title":"Tiered-latency DRAM: A low latency and low cost DRAM architecture","author":"lee","year":"2013","journal-title":"Proc Int HPCA"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6879521\/06879579.pdf?arnumber=6879579","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:50:28Z","timestamp":1642006228000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6879579"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":24,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2014.2323203","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,9]]}}}