{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,7]],"date-time":"2026-10-07T05:54:21Z","timestamp":1791352461538,"version":"4.3.1"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2014,8,1]],"date-time":"2014-08-01T00:00:00Z","timestamp":1406851200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2014,8]]},"DOI":"10.1109\/tcad.2014.2323219","type":"journal-article","created":{"date-parts":[[2014,7,15]],"date-time":"2014-07-15T18:24:19Z","timestamp":1405448659000},"page":"1208-1218","source":"Crossref","is-referenced-by-count":27,"title":["Assignment of Vertical-Links to Routers in Vertically-Partially-Connected 3-D-NoCs"],"prefix":"10.1109","volume":"33","author":[{"given":"Sahar","family":"Foroutan","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Abbas","family":"Sheibanyrad","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Frederic","family":"Petrot","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/HSC.1998.666245"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061613"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071459"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457072"},{"key":"ref35","doi-asserted-by":"crossref","first-page":"551","DOI":"10.1109\/TCAD.2005.844106","article-title":"Energy-and performance-aware mapping for regular NoC architectures","volume":"24","author":"hu","year":"2005","journal-title":"IEEE Trans Computer-Aided Design Integr Circuits Syst"},{"key":"ref34","first-page":"180","article-title":"A two-step genetic algorithm for mapping task graphs to a network on chip architecture","author":"lei","year":"2003","journal-title":"Proc Euromicro Symp Digital System Design"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630061"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722213"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.239"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/BF01720977"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120737"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061613"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269002"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000111"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243951"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228427"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364440"},{"key":"ref4","article-title":"Design and management of 3D chip multiprocessors using network-in-memory","author":"li","year":"2006","journal-title":"Proc of the 33rd ISCA"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.134"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893649"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306575"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.85"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.142"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/3CA.2010.5533773"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2011.5783057"},{"key":"ref2","author":"sheibanyrad","year":"2010","journal-title":"3D Integration for NoC-based SoC Architectures"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2011.59"},{"key":"ref1","article-title":"Exploration of alternative topologies for application-specific 3D networks-on-chip","author":"bartzas","year":"2007","journal-title":"Proc WASP"},{"key":"ref20","first-page":"354","article-title":"Application-specific buffer space allocation for networks-on-chip router design","author":"hu","year":"2004","journal-title":"Proc ICCAD"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1287\/mnsc.32.9.1095"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996809"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/S0377-2217(00)00108-9"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.4341515"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.19"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6856247\/06856312.pdf?arnumber=6856312","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:21:02Z","timestamp":1642004462000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6856312"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,8]]},"references-count":35,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2014.2323219","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,8]]}}}