{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:05:02Z","timestamp":1759147502911},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2014,9,1]],"date-time":"2014-09-01T00:00:00Z","timestamp":1409529600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/tcad.2014.2329419","type":"journal-article","created":{"date-parts":[[2014,8,18]],"date-time":"2014-08-18T19:43:31Z","timestamp":1408391011000},"page":"1342-1355","source":"Crossref","is-referenced-by-count":18,"title":["ASSESS: A Simulator of Soft Errors in the Configuration Memory of SRAM-Based FPGAs"],"prefix":"10.1109","volume":"33","author":[{"given":"Cinzia","family":"Bernardeschi","sequence":"first","affiliation":[]},{"given":"Luca","family":"Cassano","sequence":"additional","affiliation":[]},{"given":"Andrea","family":"Domenici","sequence":"additional","affiliation":[]},{"given":"Luca","family":"Sterpone","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref38","year":"2013","journal-title":"miniMips Overview Page at OpenCores"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1147\/rd.104.0278"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-7091-9123-1_10"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.2002.1041052"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268908"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2003.1250097"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2013.10.006"},{"key":"ref34","first-page":"6756","article-title":"Mitigation techniques of single event upsets in the control logic of a charge equalizer for Li-ion batteries","author":"baronti","year":"2013","journal-title":"Proc IEEE Ind Electron Soc Annu Conf (IECON)"},{"key":"ref10","first-page":"315","article-title":"Stochastic activity networks: Formal definitions and concepts","author":"sanders","year":"2002","journal-title":"Lectures on Formal Methods and Performance Analysis"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/PNPM.2001.953373"},{"key":"ref12","first-page":"215","article-title":"Performability modelling with stochastic activity networks","author":"movaghar","year":"1984","journal-title":"Proc Real-Time Systems Symp"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2012.6378210"},{"key":"ref14","article-title":"A tool for signal probability analysis of FPGA-based systems","author":"bernardeschi","year":"2011","journal-title":"Proc 2nd Int Conf Comput Logics Algebras Program Tools Benchmarking"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2011.5783098"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.75"},{"key":"ref17","article-title":"Radiation testing update, SEU mitigation, and availability analysis of the Virtex FPGA for space reconfigurable computing","author":"fuller","year":"2000","journal-title":"Proc 3rd Mil Aerospace Program Logic Devices Int Conf (MAPLD)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/REDW.2002.1045531"},{"key":"ref19","article-title":"Proton testing of SEU mitigation methods for the Virtex FPGA","author":"carmichael","year":"2001","journal-title":"Proc Microelectronics Reliability and Qualification Workshop"},{"key":"ref4","article-title":"Radiation test results of the Virtex FPGA and ZBT SRAM for space based reconfigurable computing","author":"fuller","year":"1999","journal-title":"Proc 2nd Mil Aerospace Program Logic Devices Int Conf (MAPLD)"},{"key":"ref28","first-page":"829","article-title":"SET and SEU simulation toolkit for LabVIEW","author":"calienes bartra","year":"2011","journal-title":"Proc 12th Eur Conf Radiation Its Effects Compon Syst (RADECS)"},{"key":"ref3","first-page":"1","article-title":"Consequences and categories of SRAM FPGA configuration SEUs","author":"graham","year":"2003","journal-title":"Proc 6th Mil Aerospace Appl Program Logic Devices (MAPLD)"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/RADECS.2008.5782753"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2011.32"},{"key":"ref5","first-page":"474","article-title":"Ion beam testing of SRAM-based FPGA’s","author":"bellato","year":"2001","journal-title":"Proc 6th Eur Conf Radiation Effects Compon Syst"},{"key":"ref29","year":"2008","journal-title":"ModelSim SE Reference Manual"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2002.1173534"},{"key":"ref7","article-title":"Single event upsets simulation tool functional description","author":"guti\u00e9rrez","year":"2014"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1561\/1000000005"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853449"},{"key":"ref9","author":"violante","year":"2011","journal-title":"Reconfigurable Field Programmable Gate Arrays for Mission-Critical Applications"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2003.1227249"},{"key":"ref22","article-title":"FT-UNSHADES: A new system for SEU injection, analysis and diagnostics over post synthesis netlist","author":"aguirre","year":"2005","journal-title":"Proc 8th Mil Aerospace Program Logic Devices Int Conf (MAPLD)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2007.45"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2005.856543"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2005.860745"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515755"},{"key":"ref25","first-page":"2991","article-title":"An analytical approach for soft error rate estimation of SRAM-based FPGAs","author":"asadi","year":"2004","journal-title":"Proc Mil Aerospace Appl Program Logic Devices (MAPLD)"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6879521\/06879587.pdf?arnumber=6879587","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:50:28Z","timestamp":1642006228000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6879587"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":38,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2014.2329419","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,9]]}}}