{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,12]],"date-time":"2026-04-12T05:07:15Z","timestamp":1775970435121,"version":"3.50.1"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2014,9,1]],"date-time":"2014-09-01T00:00:00Z","timestamp":1409529600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2014,9,1]],"date-time":"2014-09-01T00:00:00Z","timestamp":1409529600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2014,9,1]],"date-time":"2014-09-01T00:00:00Z","timestamp":1409529600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Center for Integrated Smart Sensors (CISS) funded by the Korean Ministry of Science, ICT and Future Planning as Global Frontier Project","award":["CISS-2012366054194"],"award-info":[{"award-number":["CISS-2012366054194"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/tcad.2014.2329472","type":"journal-article","created":{"date-parts":[[2014,8,18]],"date-time":"2014-08-18T15:43:31Z","timestamp":1408376611000},"page":"1384-1395","source":"Crossref","is-referenced-by-count":28,"title":["TSV-Aware Interconnect Distribution Models for Prediction of Delay and Power Consumption of 3-D Stacked ICs"],"prefix":"10.1109","volume":"33","author":[{"given":"Dae Hyun","family":"Kim","sequence":"first","affiliation":[{"name":"Cadence Design Systems, San Jose, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saibal","family":"Mukhopadhyay","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sung Kyu","family":"Lim","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416628"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/16.661220"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397324"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1147\/rd.252.0152"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/92.974903"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/92.974905"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2008.4674803"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2009.5090331"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2011.5940324"},{"key":"ref4","first-page":"233","article-title":"Wire-length distribution of three-dimensional integrated circuits","author":"rahman","year":"1999","journal-title":"Proc IEEE Int Interconnect Technol Conf"},{"key":"ref28","author":"karypis","year":"1998","journal-title":"HMeTiS A Hypergraph Partitioning Package Version 1 5 3"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"580","DOI":"10.1109\/16.661219","article-title":"a stochastic wire-length distribution for gigascale integration (gsi). i. derivation and validation","volume":"45","author":"davis","year":"1998","journal-title":"IEEE Transactions on Electron Devices"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2193840"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"208","DOI":"10.1109\/ICCAD.2000.896476","article-title":"Stochastic wire-length and delay distributions of 3-dimensional circuits","author":"zhang","year":"2000","journal-title":"Proc IEEE Int Conf Comput Aided Design"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2000.854301"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429500"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/16.915671"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/92.902261"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1811100.1811108"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1572471.1572486"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176969"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2201760"},{"key":"ref22","first-page":"865","article-title":"Buffer placement in distributed RC-tree networks for minimal Elmore delay","author":"van ginneken","year":"1989","journal-title":"Proc IEEE Int Symp Circuits Systems"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164969"},{"key":"ref24","first-page":"247","article-title":"A 45nm logic technology with high-k+metal gate transistors, strained silicon, 9 Cu interconnect layers, 193nm dry patterning, and 100% Pb-free packaging","author":"mistry","year":"2007","journal-title":"Proc IEEE Int Electron Devices Meeting (IEDM)"},{"key":"ref23","first-page":"657","article-title":"A 65nm logic technology featuring 35nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, Low-k ILD and 0.57 $\\mu {\\rm m}^{2}$ SRAM cell","author":"bai","year":"2004","journal-title":"Proc IEEE Int Electron Devices Meeting (IEDM)"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6478969"},{"key":"ref25","first-page":"1","article-title":"A 32nm logic technology featuring $2^{\\mathrm {nd}}$ -generation high-k + metal-gate transistors, enhanced channel strain and 0.171 $\\mu {\\rm m}^{2}$ SRAM cell size in a 291Mb array","author":"natarajan","year":"2008","journal-title":"Proc IEEE Int Electron Devices Meeting (IEDM)"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6879521\/06879634.pdf?arnumber=6879634","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,29]],"date-time":"2025-07-29T18:30:26Z","timestamp":1753813826000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6879634\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":29,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2014.2329472","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,9]]}}}