{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,29]],"date-time":"2026-07-29T20:30:22Z","timestamp":1785357022638,"version":"3.55.0"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2014,11,1]],"date-time":"2014-11-01T00:00:00Z","timestamp":1414800000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2014,11]]},"DOI":"10.1109\/tcad.2014.2347921","type":"journal-article","created":{"date-parts":[[2014,10,16]],"date-time":"2014-10-16T18:39:44Z","timestamp":1413484784000},"page":"1632-1643","source":"Crossref","is-referenced-by-count":14,"title":["Optimizing the NoC Slack Through Voltage and Frequency Scaling in Hard Real-Time Embedded Systems"],"prefix":"10.1109","volume":"33","author":[{"given":"Jia","family":"Zhan","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nikolay","family":"Stoimenov","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jin","family":"Ouyang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lothar","family":"Thiele","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vijaykrishnan","family":"Narayanan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736044"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995696"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169031"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2043572"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071444"},{"key":"ref37","first-page":"1131","article-title":"Is dark silicon useful? Harnessing the four horsemen of the coming dark silicon apocalypse","author":"taylor","year":"2012","journal-title":"Proc 49th ACM\/EDAC\/IEEE Des Autom Conf"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.31"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457029"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183527"},{"key":"ref10","article-title":"Embedded System Synthesis Benchmarks Suite (E3S)","author":"dick","year":"2008"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837452"},{"key":"ref11","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"key":"ref13","first-page":"306","article-title":"The Æthereal network on chip after ten years: Goals, evolution, lessons, and future","author":"goossens","year":"2010","journal-title":"Proc Des Autom Conf"},{"key":"ref14","article-title":"Greendroid: A mobile application processor for a future of dark silicon","volume":"22","author":"goulding","year":"2010","journal-title":"Hot Chips"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2187688"},{"key":"ref17","author":"jiang","year":"2010","journal-title":"BookSim 2 0 User’s Guide"},{"key":"ref18","first-page":"123","article-title":"System level analysis of fast, per-core DVFS using on-chip switching regulators","author":"kim","year":"2008","journal-title":"Proc Int Symp High-Perform Comput Arch"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167534"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.21"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4471-0459-9"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2011229"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253607"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2010.20"},{"key":"ref29","first-page":"7","article-title":"Analysis of communication delay bounds for network on chips","author":"qian","year":"2009","journal-title":"Proc Asia South Pac Des Autom Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488874"},{"key":"ref8","first-page":"245","author":"dally","year":"2003","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.36"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815976"},{"key":"ref20","article-title":"Network Calculus: A Theory of Deterministic Queuing Systems for the Internet","volume":"2050","author":"le boudec","year":"2001"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.53"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.31"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466176"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993674"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669151"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024935"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2007.375135"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466176"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6926885\/06926913.pdf?arnumber=6926913","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:27:30Z","timestamp":1642004850000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6926913"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,11]]},"references-count":42,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2014.2347921","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,11]]}}}