{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,1,7]],"date-time":"2023-01-07T07:01:31Z","timestamp":1673074891923},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2014,12,1]],"date-time":"2014-12-01T00:00:00Z","timestamp":1417392000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/tcad.2014.2354297","type":"journal-article","created":{"date-parts":[[2014,11,26]],"date-time":"2014-11-26T21:14:59Z","timestamp":1417036499000},"page":"2025-2029","source":"Crossref","is-referenced-by-count":6,"title":["Formal Hardware\/Software Co-Verification of Embedded Power Controllers"],"prefix":"10.1109","volume":"33","author":[{"given":"Pallab","family":"Dasgupta","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mandayam K.","family":"Srivas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajdeep","family":"Mukherjee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","year":"0","journal-title":"An Industrial Formal Verification Tool from Synopsys"},{"key":"ref11","year":"0","journal-title":"HW-CBMC Tutorial"},{"key":"ref12","year":"2009"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.8"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2009.5185383"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2267454"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2013.209"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2013.6679400"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006092"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024843"},{"key":"ref7","first-page":"43","article-title":"HW\/SW co-verification of embedded systems using bounded-model-checking","author":"grosse","year":"2006","journal-title":"Proc Great Lakes Symp VLSI (GLSVLSI)"},{"key":"ref2","author":"keating","year":"2008","journal-title":"Low Power Methodology Manual For System-on-Chip Design"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2180548"},{"key":"ref9","first-page":"262","article-title":"Enhanced LEON3 low power IP core for DSM technologies","author":"marcinek","year":"2009","journal-title":"Proc Int Conf Mixed Design of Integrated Circuits and System"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6951450\/06951883.pdf?arnumber=6951883","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:01:00Z","timestamp":1642003260000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6951883"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":14,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2014.2354297","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,12]]}}}